
**Amorphous TFT LCD Single-Chip Driver
800(RGB) x 1280 Resolution, 16.7M-color
Without Internal GRAM**

Specification

Version: V092
Document No: ILI9881C_IDT_V092_20141105

Table of Contents

1.	INTRODUCTION	17
2.	FEATURES	18
3.	DEVICE OVERVIEW.....	20
3.1.	BLOCK DIAGRAM	20
3.2.	BLOCK FUNCTION DESCRIPTION	21
3.2.1.	<i>System Interface</i>	21
3.2.2.	<i>Grayscale Voltage Generating Circuit</i>	21
3.2.3.	<i>TCON</i>	21
3.2.4.	<i>OSC</i>	21
3.2.5.	<i>RAM</i>	21
3.2.6.	<i>Source Driver Circuit</i>	21
3.2.7.	<i>Gate Controller Circuit</i>	21
3.2.8.	<i>DC-to-DC Power Supply Circuit</i>	21
3.2.9.	<i>CABC (Content Adaptive Brightness Control)</i>	21
3.3.	PIN DESCRIPTIONS.....	22
3.4.	PIN ASSIGNMENT	26
3.5.	BUMP ARRANGEMENT	27
3.6.	PAD COORDINATION.....	29
4.	SYSTEM INTERFACE.....	37
4.1.	DSI SYSTEM INTERFACE.....	37
4.1.1.	<i>General Description</i>	37
4.1.2.	<i>Interface Level Communication</i>	39
4.1.2.1.	General	39
4.1.2.2.	DSI CLK Lanes.....	40
4.1.2.2.1.	Low Power Mode (LPM)	40
4.1.2.2.2.	Ultra-Low Power Mode (ULPM)	42
4.1.2.2.3.	High-Speed Clock Mode (HSCM)	43
4.1.2.3.	DSI Data Lanes	46
4.1.2.3.1.	General	46
4.1.2.3.2.	Escape Modes.....	46
4.1.2.3.2.1.	Low-Power Data Transmission (LPDT)	48
4.1.2.3.2.2.	Ultra-Low Power State (ULPS).....	49
4.1.2.3.2.3.	Remote Application Reset (RAR).....	50
4.1.2.3.2.4.	Acknowledge (ACK).....	51
4.1.2.3.3.	High-Speed Data Transmission (HSDT)	52
4.1.2.3.3.1.	Entering High-Speed Data Transmission (TSOT of HSDT).....	52

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

4.1.2.3.3.2.	Leaving High-Speed Data Transmission (TEOT of HSDT).....	53
4.1.2.3.3.3.	Burst of the High-Speed Data Transmission (HSDT).....	54
4.1.2.3.4.	Bus Turnaround (BTA)	58
4.1.3.	<i>Packet Level Communication</i>	59
4.1.3.1.	Short Packet (SPa) and Long Packet (LPa) Structures	59
4.1.3.1.1.	Bit Order of the Byte on Packets	60
4.1.3.1.2.	Byte Order of the Multiple Byte Information on Packets.....	60
4.1.3.1.3.	Packet Header (PH)	61
4.1.3.1.3.1.	Data Identification (DI).....	62
4.1.3.1.3.1.1.	Virtual Channel (VC)	62
4.1.3.1.3.1.2.	Data Type (DT)	63
4.1.3.1.3.2.	Packet Data (PD) in a Short Packet (SPa)	65
4.1.3.1.3.3.	Word Count (WC) in a Long Packet (LPa).....	67
4.1.3.1.3.4.	Error Correction Code (ECC).....	68
4.1.3.1.4.	Packet Data (PD) in a Long Packet (LPa).....	72
4.1.3.1.5.	Packet Footer (PF) in a Long Packet (LPa).....	72
4.1.3.2.	Packet Transmissions.....	74
4.1.3.2.1.	Packet from the MCU to the Display Module.....	74
4.1.3.2.1.1.	Display Command Set (DCS)	74
4.1.3.2.1.2.	Display Command Set (DCS) Write, No Parameter (DCSWN-S)	75
4.1.3.2.1.3.	Display Command Set (DCS) Write, 1 Parameter (DCSW1-S).....	76
4.1.3.2.1.4.	Display Command Set (DCS) Write Long (DCSW-L).....	77
4.1.3.2.1.5.	Display Command Set (DCS) Read, No Parameter (DCSRN-S).....	81
4.1.3.2.1.6.	Null Packet, No Data (NP-L)	84
4.1.3.2.1.7.	End of Transmission Packet (EoTP)	86
4.1.3.2.2.	Packet from the Display Module to the MCU.....	88
4.1.3.2.2.1.	Used Packet types.....	88
4.1.3.2.2.2.	Acknowledge with Error Report (AwER)	89
4.1.3.2.2.3.	DCS Read Long Response (DCSRR-L).....	91
4.1.3.2.2.4.	DCS Read Short Response, 1 Byte Returned (DCSRR1-S)	93
4.1.3.2.2.5.	DCS Read Short Response, 2 Bytes Returned (DCSRR2-S).....	94
4.1.3.3.	Communication Sequences	95
4.1.3.3.1.	General.....	95
4.1.3.3.2.	Sequences	97
4.1.3.3.2.1.	DCS Write, 1 Parameter Sequence.....	97
4.1.3.3.2.2.	DCS Write, No Parameter Sequence.....	98
4.1.3.3.2.3.	DCS Write Long Sequence.....	99
4.1.3.3.2.4.	DCS Read, No Parameter Sequence.....	100
4.1.3.3.2.5.	Null Packet, No Data Sequence.....	102

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

4.1.3.3.2.6.	End of Transmission Packet	102
4.1.3.4.	16 bit / pixel Writing.....	103
4.1.3.5.	24 bit/pixel Writing.....	105
4.2.	DISPLAY DATA FORMAT.....	107
4.2.1.	<i>DSI Transmission Data Format</i>	107
4.2.1.1.	16-bit per Pixel, Long Packet, Data Type 00 1110 (0Eh)	107
4.2.1.2.	18-bit per Pixel, Long Packet, Data Type = 01 1110 (1Eh)	107
4.2.1.3.	18-bit per Pixel, Long Packet, Data Type = 10 1110 (2Eh)	108
4.2.1.4.	24-bit per Pixel, Long Packet, Data Type = 11 1110 (3Eh)	109
4.2.2.	<i>16/18-bit Color Data Mapping to 24-bit Pixel Data Operation</i>	111
5.	COMMAND	113
5.1.	COMMAND FLOW	113
5.2.	COMMAND LIST.....	114
5.2.1.	<i>Page 0 Command Set</i>	114
5.2.2.	<i>Page 1 Command Set</i>	116
5.2.3.	<i>Page 2 Command Set</i>	118
5.2.4.	<i>Page 3 Command Set</i>	119
5.2.5.	<i>Page 4 Command Set</i>	120
5.2.6.	<i>Page 5 Command Set</i>	121
5.2.7.	<i>Page 6 Command Set</i>	121
5.2.8.	<i>Page 7 Command Set</i>	122
5.2.9.	<i>Page 8 Command Set</i>	122
5.2.10.	<i>Page 9 Command Set</i>	123
5.2.11.	<i>Page 10 Command Set</i>	123
5.3.	PAGE 0 COMMAND DESCRIPTION.....	124
5.3.1.	<i>NOP (00h)</i>	124
5.3.2.	<i>Software Reset (01h)</i>	125
5.3.3.	<i>Read Number of the Errors on DSI (05h)</i>	126
5.3.4.	<i>Read Display Power Mode (0Ah)</i>	127
5.3.5.	<i>Read Display MADCTL (0Bh)</i>	128
5.3.6.	<i>Read Display Pixel Format (0Ch)</i>	129
5.3.7.	<i>Read Display Image Mode (0Dh)</i>	130
5.3.8.	<i>Read Display Signal Mode (0Eh)</i>	131
5.3.9.	<i>Read Display Self-Diagnostic Result (0Fh)</i>	132
5.3.10.	<i>Sleep In (10h)</i>	133
5.3.11.	<i>Sleep Out (11h)</i>	134
5.3.12.	<i>Normal Display Mode On (13h)</i>	135
5.3.13.	<i>All Pixel Off (22h)</i>	136

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.3.14.	All Pixel On (23h).....	137
5.3.15.	Gamma Set (26h).....	138
5.3.16.	Display Off (28h)	139
5.3.17.	Display ON (29h).....	140
5.3.18.	Memory Write (2Ch)	141
5.3.19.	Tearing Effect Line Off (34h).....	142
5.3.20.	Tearing Effect Line On (35h)	143
5.3.21.	Memory Access Control (36h).....	145
5.3.22.	Idle Mode Off (38h).....	146
5.3.23.	Idle Mode On (39h)	147
5.3.24.	Interface Pixel Format (3Ah).....	148
5.3.25.	Memory Write Continue (3Ch).....	149
5.3.26.	Set_Tear_Scanline (44h)	150
5.3.27.	Get_Tear_Scanline (45h)	151
5.3.28.	Write Display Brightness Value (51h)	152
5.3.29.	Read Display Brightness Value (52h)	153
5.3.30.	Write CTRL Display Value (53h)	154
5.3.31.	Read CTRL Display Value (54h)	155
5.3.32.	Write Power Save (55h)	156
5.3.33.	Read Power Save (56h)	157
5.3.34.	Stop Transition (59h)	158
5.3.35.	Write CABC Minimum Brightness (5Eh).....	159
5.3.36.	Read CABC Minimum Brightness (5Fh)	160
5.3.37.	Set Transition Time (68h)	161
5.3.38.	Get Transition Time (69h)	163
5.3.39.	Read Black/White Low Bits (70h)	165
5.3.40.	Read Bkx (71h).....	166
5.3.41.	Read Bky (72h).....	167
5.3.42.	Read Wx (73h)	168
5.3.43.	Read Wy (74h)	169
5.3.44.	Read Red/Green Low Bits (75h)	170
5.3.45.	Read Rx (76h).....	171
5.3.46.	Read Ry (77h).....	172
5.3.47.	Read Gx (78h)	173
5.3.48.	Read Gy (79h)	174
5.3.49.	Read Blue/A Color Low Bits (7Ah)	175
5.3.50.	Read Bx (7Bh).....	176
5.3.51.	Read By (7Ch).....	177
5.3.52.	Read Ax (7Dh)	178

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.3.53.	<i>Read Ay (7Eh)</i>	179
5.3.54.	<i>Write Idle Mode Color (80h)</i>	180
5.3.55.	<i>Read Idle Mode Color (81h)</i>	181
5.3.56.	<i>Read DDB Start (A1h)</i>	182
5.3.57.	<i>Read DDB Continue (A8h)</i>	184
5.3.58.	<i>Read First Checksum (AAh)</i>	185
5.3.59.	<i>Read Continue Checksum (AFh)</i>	186
5.3.60.	<i>Read ID1 (DAh)</i>	187
5.3.61.	<i>Read ID2 (DBh)</i>	188
5.3.62.	<i>Read ID3 (DCh)</i>	189
5.3.63.	<i>EXTC Command Set Enable Register (FFh)</i>	190
5.4.	PAGE 1 COMMAND DESCRIPTION.....	191
5.4.1.	<i>Read ID4 (00h~02h)</i>	191
5.4.2.	<i>Set Panel Operation Mode and Data Complement Setting (22h)</i>	192
5.4.3.	<i>Blanking Porch Control (25h~28h)</i>	193
5.4.4.	<i>Touch Synchronization Control (29h)</i>	194
5.4.5.	<i>Gate Number (2Eh)</i>	195
5.4.6.	<i>Display Inversion Control (31h)</i>	196
5.4.7.	<i>Dithering Enable (34h)</i>	198
5.4.8.	<i>Pump Clock Adjustment (40h~43h)</i>	199
5.4.9.	<i>Power Control 1 (50h~51h)</i>	201
5.4.10.	<i>VCOM Control 1 (52h~56h)</i>	203
5.4.11.	<i>Entry Mode Set (58h)</i>	204
5.4.12.	<i>Source Timing Adjust (60h~63h)</i>	205
5.4.13.	<i>Positive Gamma Correction (A0h~B3h)</i>	206
5.4.14.	<i>Pad Control (B6h~B7h)</i>	207
5.4.15.	<i>Negative Gamma Correction (C0h~D3h)</i>	208
5.4.16.	<i>NV Memory Write (E0h~E2h)</i>	209
5.4.17.	<i>NV Memory Protection Key (E3h~E5h)</i>	210
5.4.18.	<i>NV Memory Status Read (E6h~E9h)</i>	211
5.4.19.	<i>Time Stamp (F0h~F1h)</i>	213
5.4.20.	<i>EXTC Command Set Enable Register (FFh)</i>	214
5.5.	PAGE 2 COMMAND DESCRIPTION.....	215
5.5.1.	<i>Dynamic Backlight Control 1 (03h~05h)</i>	215
5.5.2.	<i>Dynamic Backlight Control 2 (06h~07h)</i>	216
5.5.3.	<i>IIE Function Control (10h~19h)</i>	217
5.5.4.	<i>IIE Saturation Enhancement Control 1 (1Ah~1Ch)</i>	219
5.5.5.	<i>IIE Saturation Protection Control (40h~4Fh)</i>	220
5.5.6.	<i>IIE Sharpness Enhancement Control (5Ah~5Ch)</i>	222

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.5.7.	<i>IIE Contrast Enhancement Control (60h~66h)</i>	223
5.5.8.	<i>EXTC Command Set Enable Register (FFh)</i>	224
5.6.	PAGE 3 COMMAND DESCRIPTION.....	225
5.6.1.	<i>EXTC Command Set Enable Register (FFh)</i>	225
5.7.	PAGE 4 COMMAND DESCRIPTION.....	226
5.7.1.	<i>DSI Lanes Control (00h)</i>	226
5.7.2.	<i>Touch Synchronization Timing Adjust (27h~2Ah)</i>	227
5.7.3.	<i>BIST Mode Function (2Dh,2Fh)</i>	229
5.7.4.	<i>Power Control 1 (69h)</i>	230
5.7.5.	<i>VCORE Setting (6Ch)</i>	231
5.7.6.	<i>Power Control 2 (6Eh)</i>	232
5.7.7.	<i>Power Control 3 (6Fh)</i>	233
5.7.8.	<i>VCOM Control (8Bh)</i>	235
5.7.9.	<i>Power Control 4 (8Ch~8Dh)</i>	236
5.7.10.	<i>Temperature Detecting Setting (BBh~CEh)</i>	238
5.7.11.	<i>OTP Control (D7h)</i>	241
5.7.12.	<i>EXTC Command Set Enable Register (FFh)</i>	242
5.8.	PAGE 5 COMMAND DESCRIPTION.....	243
5.8.1.	<i>Fine Digital Gamma Control 1 (00h~7Fh)</i>	243
5.8.2.	<i>Digital 3 Gamma Enable (80h)</i>	245
5.8.3.	<i>EXTC Command Set Enable Register (FFh)</i>	246
5.9.	PAGE 6 COMMAND DESCRIPTION.....	247
5.9.1.	<i>Fine Digital Gamma Control 2 (00h~7Fh)</i>	247
5.9.2.	<i>EXTC Command Set Enable Register (FFh)</i>	249
5.10.	PAGE 7 COMMAND DESCRIPTION.....	250
5.10.1.	<i>Fine Digital Gamma Control 3 (00h~7Fh)</i>	250
5.10.2.	<i>EXTC Command Set Enable Register (FFh)</i>	252
5.11.	PAGE 8 COMMAND DESCRIPTION.....	253
5.11.1.	<i>Fine Digital Gamma Control 4 (00h~7Fh)</i>	253
5.11.2.	<i>EXTC Command Set Enable Register (FFh)</i>	255
5.12.	PAGE 9 COMMAND DESCRIPTION.....	256
5.12.1.	<i>Fine Digital Gamma Control 5 (00h~7Fh)</i>	256
5.12.2.	<i>EXTC Command Set Enable Register (FFh)</i>	258
5.13.	PAGE 10 COMMAND DESCRIPTION.....	259
5.13.1.	<i>Fine Digital Gamma Control 6 (00h~7Fh)</i>	259
5.13.2.	<i>EXTC Command Set Enable Register (FFh)</i>	261
6.	SOURCE DRIVER.....	262
6.1.	ZIG-ZAG INVERSION	262

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

6.2.	ZIG-ZAG INVERSION CONCEPT.....	263
6.3.	ZIG-ZAG INVERSION SOURCE OUTPUT METHOD	264
6.4.	ZIG-ZAG INVERSION RED DATA DISPLAY.....	265
6.5.	ZIG-ZAG INVERSION GREEN DATA DISPLAY	266
6.6.	ZIG-ZAG INVERSION BLUE DATA DISPLAY.....	267
6.7.	DIFFERENT ZIG-ZAG TYPE PANEL.....	268
7.	ENTER/EXIT IDLE MODE FLOW.....	270
7.1.	ENTER/EXIT IDLE MODE FLOW	270
7.2.	ENTER/EXIT IDLE MODE SEQUENCE	271
8.	BIST MODE FUNCTION	272
8.1.	BIST MODE PATTERN.....	272
9.	CONTENT ADAPTIVE BRIGHTNESS CONTROL (CABC) FUNCTION	273
10.	COLOR ENHANCEMENT FUNCTION.....	274
10.1.	SATURATION ENHANCEMENT	274
10.2.	CONTRAST ENHANCEMENT	276
10.3.	SHARPNESS ENHANCEMENT	277
10.4.	SUNLIGHT READABILITY	278
11.	SLEEP OUT COMMAND AND SELF-DIAGNOSTIC FUNCTIONS	279
11.1.	REGISTER LOADING DETECTION.....	279
11.2.	FUNCTIONALITY DETECTION	280
12.	POWER ON/OFF SEQUENCE	281
12.1.	POWER ON/OFF SEQUENCE	281
12.1.1.	<i>Power Mode 2A</i>	281
12.1.2.	<i>Power Mode 3</i>	282
12.1.3.	<i>Power Mode 4</i>	283
12.2.	UNCONTROLLED POWER OFF	284
13.	POWER LEVEL DEFINITION	285
13.1.	POWER LEVELS	285
13.2.	POWER FLOW CHART.....	285
14.	CHARACTERISTICS OF I/O	286
14.1.	OUTPUT OR BI-DIRECTIONAL (I/O) PINS.....	286
14.2.	INPUT PINS	286
15.	NV MEMORY PROGRAMMING FLOW	287

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

15.1.	EXTERNAL MTP_PWR PROGRAMMING FLOW	287
15.2.	INTERNAL VGH PROGRAMMING FLOW	288
16.	GAMMA CORRECTION.....	289
17.	TOUCH SYNCHRONIZATION SIGNAL	290
18.	ELECTRICAL CHARACTERISTICS	291
18.1.	ABSOLUTE MAXIMUM RATINGS (TBD)	291
18.2.	DC CHARACTERISTICS FOR PANEL DRIVING.....	292
18.3.	DSI DC CHARACTERISTICS	293
18.3.1.	<i>DC Characteristics for Power Lines</i>	293
18.3.2.	<i>DC Characteristics for DSI LP Mode</i>	294
18.3.3.	<i>Spike/Glitch Rejection.....</i>	294
18.3.4.	<i>DC Characteristics for DSI HS mode</i>	295
18.4.	AC CHARACTERISTICS.....	298
18.4.1.	<i>DSI Timing Characteristics</i>	298
18.4.2.	<i>High Speed Mode – Clock Channel Timing.....</i>	298
18.4.3.	<i>High Speed Mode – Data Clock Channel Timing</i>	299
18.4.4.	<i>High Speed Mode – Rising and Falling Timings</i>	300
18.4.5.	<i>Low Speed Mode – Bus Turn Around</i>	301
18.4.6.	<i>Data Lanes from Low Power Mode to High Speed Mode</i>	302
18.4.7.	<i>Data Lanes from High Speed Mode to Low Power Mode</i>	303
18.4.8.	<i>DSI Clock Burst – High Speed Mode to/from Low Power Mode.....</i>	304
18.4.9.	<i>Timing for DSI video mode.....</i>	305
18.4.10.	<i>Reset Timing</i>	307
19.	PANEL APPLICATION	308
19.1.	INPUT POWER TYPE	308
19.2.	POWER MODE 2A (BOOSTM[2:0] = 1H, DI_PWR_REG = 0H)	309
19.2.1.	<i>Power Structure</i>	309
19.2.2.	<i>Reference Circuit.....</i>	310
19.2.3.	<i>External Component</i>	311
19.3.	POWER MODE 3 (BOOSTM[2:0] = 2H, DI_PWR_REG = DON'T CARE)	312
19.3.1.	<i>Power Structure</i>	312
19.3.2.	<i>Reference Circuit.....</i>	313
19.3.3.	<i>External Component</i>	314
19.4.	POWER MODE 4 (BOOSTM[2:0] = 1H, DI_PWR_REG = 1H)	315
19.4.1.	<i>Power Structure</i>	315
19.4.2.	<i>Reference Circuit.....</i>	316
19.4.3.	<i>External Component</i>	317

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

19.5.	MAXIMUM LAYOUT RESISTANCE (TBD)	318
20.	LIQUID CRYSTAL POWER SUPPLY SPECIFICATIONS	319
21.	REVISION HISTORY	320

List of Figures

FIGURE 1: BLOCK DIAGRAM	20
FIGURE 2: DSI SYSTEM INTERFACE DIAGRAM	38
FIGURE 3: CLOCK LANE POWER MODES.....	40
FIGURE 4: FROM ULPM TO LPM	41
FIGURE 5: FROM HIGH SPEED CLOCK MODE (HSCM) TO LPM	41
FIGURE 6: ALL THREE MODE CHANGES TO LPM	42
FIGURE 7: FROM LPM TO ULPM	42
FIGURE 8: MODE CHANGE FROM LPM TO ULPM.....	43
FIGURE 9: FROM LPM TO HSCM	43
FIGURE 10: MODE CHANGE FROM LPM TO HSCM	44
FIGURE 11: HIGH SPEED CLOCK BURST	45
FIGURE 12 GENERAL ESCAPE MODE SEQUENCE	47
FIGURE 13: LOW-POWER DATA TRANSMISSION (LPDT)	48
FIGURE 14: PAUSE (EXAMPLE)	48
FIGURE 15: ULTRA-LOW POWER STATE (ULPS)	49
FIGURE 16: REMOTE APPLICATION RESET (RAR)	50
FIGURE 17: ACKNOWLEDGE (ACK)	51
FIGURE 18: ENTERING HIGH-SPEED DATA TRANSMISSION (TSOT OF HSDT)	52
FIGURE 19: LEAVING HIGH-SPEED DATA TRANSMISSION (TEOT OF HSDT)	53
FIGURE 20: SINGLE PACKET IN HIGH-SPEED DATA TRANSMISSIONS	54
FIGURE 21: MULTIPLE PACKETS IN HIGH-SPEED DATA TRANSMISSION – EXAMPLES.....	54
FIGURE 22: NUMBER OF BYTES, N, TRANSMITTED IS AN INTEGER MULTIPLE OF THE NUMBER OF LANES.....	54
FIGURE 23: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 1)	55
FIGURE 24: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 2)	55
FIGURE 25: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 3)	55
FIGURE 26: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS EQUAL ON DATA LANES AT THE END OF THE PACKET	56
FIGURE 27: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 1)	56
FIGURE 28: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 2)	56
FIGURE 29: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 3)	57
FIGURE 30: BUS TURNAROUND PROCEDURE	58
FIGURE 31: SHORT PACKET (SPA) STRUCTURE.....	59
FIGURE 32: LONG PACKET (LPA) STRUCTURE	59
FIGURE 33: BIT ORDER OF THE BYTE ON PACKETS	60
FIGURE 34: BYTE ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS.....	60
FIGURE 35: PACKET HEADER (PH) IN A SHORT PACKET (SPA)	61

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

FIGURE 36: PACKET HEADER (PH) IN A LONG PACKET (LPA).....	61
FIGURE 37: DATA IDENTIFICATION (DI) STRUCTURE.....	62
FIGURE 38: DATA IDENTIFICATION (DI) ON THE PACKET HEADER (PH).....	62
FIGURE 39: VIRTUAL CHANNEL (VC) ON THE PACKET HEADER (PH)	62
FIGURE 40: VIRTUAL CHANNEL (VC) CONFIGURATION	63
FIGURE 41: DATA TYPE (DT) ON THE PACKET HEADER (PH)	63
FIGURE 42: PACKET DATA (PD) FOR SHORT PACKET (SPA), 2 BYTES INFORMATION	65
FIGURE 43: PACKET DATA (PD) FOR SHORT PACKET (SPA), 1 BYTE INFORMATION.....	66
FIGURE 44: WORD COUNT (WC) IN A LONG PACKET (LPA).....	67
FIGURE 45: PACKET DATA IN SHORT AND LONG PACKETS	67
FIGURE 46: D [23...0] AND P [7...0] IN A SHORT PACKET (SPA).....	68
FIGURE 47: D [23...0] AND P [7...0] IN A LONG PACKET (LPA)	68
FIGURE 48: XOR FUNCTION ON A SHORT PACKET (SPA)	69
FIGURE 49: XOR FUNCTION ON A LONG PACKET (LPA).....	70
FIGURE 50: INTERNAL ERROR CORRECTION CODE (IECC) ON THE DISPLAY MODULE (= THE RECEIVER)	70
FIGURE 51: INTERNAL XOR CALCULATION BETWEEN ECC AND IECC VALUES – NO ERROR	71
FIGURE 52: INTERNAL XOR CALCULATION BETWEEN ECC AND IECC VALUES - ERROR	71
FIGURE 53: 16-BIT CYCLIC REDUNDANCY CHECK (CRC) CALCULATION.....	72
FIGURE 54: CRC CALCULATION – PACKET DATA (PD) IS 01H.....	72
FIGURE 55: PACKET FOOTER (PF) EXAMPLE	73
FIGURE 56: DISPLAY COMMAND SET (DCS) IN SHORT PACKET (SPA) AND LONG PACKET (LPA)	74
FIGURE 57: DISPLAY COMMAND SET (DCS) WRITE, NO PARAMETER (DCSWN-S) - EXAMPLE	75
FIGURE 58: DISPLAY COMMAND SET (DCS) WRITE, 1 PARAMETER (DCSW1-S) – EXAMPLE.....	76
FIGURE 59: DISPLAY COMMAND SET (DCS) WRITE LONG (DCSW-L) WITH DCS ONLY - EXAMPLE.....	78
FIGURE 60: DISPLAY COMMAND SET (DCS) WRITE LONG WITH DCS AND 1 PARAMETER - EXAMPLE	79
FIGURE 61: DISPLAY COMMAND SET (DCS) WRITE LONG WITH DCS AND 4 PARAMETERS - EXAMPLE	80
FIGURE 62: SET MAXIMUM RETURN PACKET SIZE (SMRPS-S) - EXAMPLE	82
FIGURE 63: DISPLAY COMMAND SET (DCS) READ, NO PARAMETER (DCSRN-S) - EXAMPLE	83
FIGURE 64: NULL PACKET, NO DATA (NP-L) - EXAMPLE	85
FIGURE 65: END OF TRANSMISSION PACKET (EOTP).....	87
FIGURE 66: END OF TRANSMISSION PACKET (EOTP)-EXAMPLES	87
FIGURE 67: RETURN BYTES IN SINGLE PACKET	88
FIGURE 68: RETURN BYTES IN SEVERAL PACKETS – NOT ALLOWED.....	88
FIGURE 69: EXCEPTION WHEN RETURNED BYTES IN SEVERAL PACKETS	88
FIGURE 70: ACKNOWLEDGE WITH ERROR REPORT (AWER) – EXAMPLE	90
FIGURE 71: ERRORS PACKETS.....	90
FIGURE 72: FLOW CHART FOR ERRORS ON DSI.....	91
FIGURE 73: DCS READ LONG RESPONSE (DCSRR-L) - EXAMPLE	92
FIGURE 74: DCS READ SHORT RESPONSE, 1 BYTE RETURNED (DCSRR1-S) - EXAMPLE	93

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

FIGURE 75: DCS READ SHORT RESPONSE, 2 BYTES RETURNED (DCSRR2-S) - EXAMPLE.....	94
FIGURE 76: ONE PIXEL BIT AND WRITE COLOR ORDERS	103
FIGURE 77: ONE PIXEL WRITE (DCSW-L) – EXAMPLE 1	103
FIGURE 78: RED / GREEN [0:2] SUBPIXEL WRITE (DCSW1-S) – EXAMPLE 2.....	104
FIGURE 79: GREEN [3:5] / BLUE SUBPIXEL WRITE (DCSW1-S) – EXAMPLE 3	104
FIGURE 80: ONE PIXEL BIT AND COLOR WRITE ORDERS	105
FIGURE 81: ONE PIXEL WRITE (DCSW-L) – EXAMPLE	105
FIGURE 82: BLUE SUBPIXEL WRITE (DCSW1-S) – EXAMPLE 2	106
FIGURE 83: GREEN SUBPIXEL WRITE (DCSW1-S) – EXAMPLE 3.....	106
FIGURE 84: RED SUBPIXEL WRITE (DCSW1-S) – EXAMPLE 4	106
FIGURE 85: 16-BIT PER PIXEL, DATA TYPE 00 1110 (0EH).....	107
FIGURE 86: 18-BIT PER PIXEL, DATA TYPE = 01 1110 (1EH).....	108
FIGURE 87: 18-BIT PER PIXEL, DATA TYPE = 10 1110 (2EH).....	109
FIGURE 88: 24-BIT PER PIXEL, DATA TYPE = 11 1110 (3EH).....	110
FIGURE 89: EPF[1:0] = 10, 16-BIT DATA MAPPING TO 24-BIT	112
FIGURE 90: EPF[1:0] = 10, 18-BIT DATA MAPPING TO 24-BIT	112
FIGURE 91: COMMAND FLOW	113
FIGURE 92: ENTER IDLE MODE FLOW	270
FIGURE 93: EXIT IDLE MODE FLOW	270
FIGURE 94: ENTER/EXIT IDLE MODE SEQUENCE	271
FIGURE 95: CABC BLOCK DIAGRAM.....	273
FIGURE 96: PWM OUT ON/OFF PERIOD	273
FIGURE 97: SATURATION ENHANCEMENT (A) HSL MODEL, (B) THE DEFINITION OF 24 COLOR-AXIS.....	274
FIGURE 98: SATURATION ENHANCEMENT (A) ALL COLOR-AXIS WITH SAME LEVEL, (B) HIGHER LEVEL IN RED-AXIS, (C) HIGHER LEVEL IN GREEN-AXIS (D) HIGHER LEVEL IN BLUE-AXIS.....	274
FIGURE 99: SATURATION ENHANCEMENT IMAGE (A) ORIGINAL, (B) LOW LEVEL, (C) MEDIUM LEVEL, (D) HIGH LEVEL.	275
FIGURE 100: CONTRAST ENHANCEMENT IMAGE (A) ORIGINAL, (B) AFTER ENHANCEMENT	276
FIGURE 101: SHARPNESS ENHANCEMENT IMAGE (A) ORIGINAL, (B) AFTER ENHANCEMENT	277
FIGURE 102: SUNLIGHT READABILITY CONCEPT (A) BACKLIGHT EFFICIENCY IS CONSUMED BY AMBIENT LIGHT, (B)ENHANCE THE IMAGE CONTENT TO AVOID THE INFLUENCE.	278
FIGURE 103: REGISTER LOADING DETECTION	279
FIGURE 104: FUNCTIONALITY DETECTION	280
FIGURE 105: POWER ON/OFF SEQUENCE WITH POWER MODE 2A	281
FIGURE 106: POWER ON/OFF SEQUENCE WITH POWER MODE 3	282
FIGURE 107: POWER ON/OFF SEQUENCE WITH POWER MODE 4	283
FIGURE 1085: POWER MODE FLOW CHART	285
FIGURE 109: EXTERNAL MTP_PWR PROGRAMMING FLOW	287
FIGURE 110: INTERNAL VGH PROGRAMMING FLOW	288
FIGURE 111: GAMMA ARCHITECTURE.....	289

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

FIGURE 112: TOUCH SYNCHRONIZATION SIGNAL	290
FIGURE 113: NOISE ON POWER SUPPLY LINES.....	293
FIGURE 114: SPIKE/GLITCH REJECTION	294
FIGURE 115: DIFFERENTIAL INPUTS LOGICAL 0 AND 1, THRESHOLD HIGH/LOW, DIFFERENTIAL VOLTAGE RANGE	296
FIGURE 116: COMMON MODE VOLTAGE ON CLOCK AND DATA CHANNELS.....	296
FIGURE 117: DIFFERENTIAL PAIR TERMINATION RESISTOR ON THE RECEIVER SIDE	297
FIGURE 118: DSI CLOCK CHANNEL TIMING.....	298
FIGURE 119: DSI DATA TO CLOCK CHANNEL TIMINGS	299
FIGURE 120: RISING AND FALLING TIMINGS ON CLOCK AND DATA CHANNELS	300
FIGURE 121: BTA FROM THE MCU TO THE DISPLAY MODULE	301
FIGURE 122: BTA FROM THE DISPLAY MODULE TO THE MCU	301
FIGURE 123: DATA LANES - LOW POWER MODE TO HIGH SPEED MODE TIMINGS	302
FIGURE 124: DATA LANES - HIGH SPEED MODE TO LOW POWER MODE TIMINGS	303
FIGURE 125: CLOCK LANES - HIGH SPEED MODE TO/FROM LOW POWER MODE TIMINGS.....	304
FIGURE 126: RESET TIMING.....	307
FIGURE 127: POSITIVE NOISE PULSE DURING RESET LOW	307
FIGURE 128: POWER STRUCTURE OF POWER MODE 2A	309
FIGURE 129: REFERENCE CIRCUIT OF POWER MODE 2A	310
FIGURE 130: POWER STRUCTURE OF POWER MODE 3.....	312
FIGURE 131: REFERENCE CIRCUIT OF POWER MODE 3.....	313
FIGURE 132: POWER STRUCTURE OF POWER MODE 4.....	315
FIGURE 133: REFERENCE CIRCUIT OF POWER MODE 4.....	316

List of Tables

TABLE 1: PIN DEFINITION	22
TABLE 2: DSI INTERFACE LANE MODE SELECTION.....	37
TABLE 3: HIGH SPEED AND LOW-POWER LANE PAIR STATE CODES.....	39
TABLE 4: ENTERING AND LEAVING SEQUENCES	46
TABLE 5: ESCAPE COMMANDS.....	47
TABLE 6: ABBREVIATIONS	54
TABLE 7: DATA TYPE (DT) FROM THE MCU TO THE DISPLAY MODULE.....	64
TABLE 8: DATA TYPE (DT) FROM THE DISPLAY MODULE TO THE MCU	65
TABLE 9: ONE BIT ERROR VALUE OF THE ERROR CORRECTION CODE (ECC).....	71
TABLE 10: DISPLAY COMMAND SET (DCS) WRITE, NO PARAMETERS (DCSWN-S).....	75
TABLE 11: DISPLAY COMMAND SET (DCS) WRITE, 1 PARAMETER (DCSW1-S)	76
TABLE 12: DISPLAY COMMAND SET (DCS) WRITE LONG (DCSW-L)	77
TABLE 13: DISPLAY COMMAND SET (DCS) READ, NO PARAMETER (DCSRN-S)	81
TABLE 14: RECEIVING AND TRANSMITTING EOTP DURING LPDT.....	86
TABLE 15: ERROR REPORT (AWER) BIT DEFINITIONS.....	89
TABLE 16: INTERFACE LEVEL COMMUNICATION	95
TABLE 17: PACKET LEVEL COMMUNICATION FOR MCU-SOURCED PACKETS	95
TABLE 18: PACKET LEVEL COMMUNICATION FOR PERIPHERAL-SOURCED PACKETS.....	96
TABLE 19: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 1.....	97
TABLE 20: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 2.....	97
TABLE 21: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 3.....	97
TABLE 22: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 1.....	98
TABLE 23: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 2.....	98
TABLE 24: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 3.....	98
TABLE 25: DCS WRITE LONG SEQUENCE – EXAMPLE 1	99
TABLE 26: DCS WRITE LONG SEQUENCE – EXAMPLE 2	99
TABLE 27: DCS WRITE LONG SEQUENCE – EXAMPLE 3	99
TABLE 28: DCS READ, NO PARAMETER SEQUENCE – EXAMPLE 1.....	100
TABLE 29: DCS READ, NO PARAMETER SEQUENCE – EXAMPLE 2.....	101
TABLE 30: NULL PACKET, NO DATA SEQUENCE – EXAMPLE	102
TABLE 31: END OF TRANSMISSION PACKET – EXAMPLE	102
TABLE 32: 16/18-BIT COLOR DATA MAPPING TO 24-BIT PIXEL DATA OPERATION.....	111
TABLE 33: BIST MODE PATTERN	272
TABLE 34: CHARACTERISTICS OF OUTPUT OR BI-DIRECTIONAL (I/O) PINS	286
TABLE 35: INPUT PINS	286
TABLE 36: ABSOLUTE MAXIMUM RATINGS	291
TABLE 37: SPIKE/GLITCH REJECTION.....	294
TABLE 38: DSI CLOCK CHANNEL TIMING	298

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

TABLE 39: LIMITED CLOCK CHANNEL SPEED	298
TABLE 40: DSI DATA TO CLOCK CHANNEL TIMINGS.....	299
TABLE 41: RISE AND FALL TIMINGS ON CLOCK AND DATA CHANNELS	300
TABLE 42: LOW POWER STATE PERIOD TIMINGS – A	301
TABLE 43: LOW POWER STATE PERIOD TIMINGS – B	301
TABLE 44: DATA LANES - LOW POWER MODE TO HIGH SPEED MODE TIMINGS	302
TABLE 45: DATA LANES - HIGH SPEED MODE TO LOW POWER MODE TIMINGS	303
TABLE 46: CLOCK LANES - HIGH SPEED MODE TO/FROM LOW POWER MODE TIMINGS	304
TABLE 47: RESET TIMING	307
TABLE 48: RESET DESCRIPT	307
TABLE 49: DIFFERENT INPUT POWER TYPE.....	308
TABLE 50: EXTERNAL COMPONENT TABLE OF POWER MODE 2A.....	311
TABLE 51: EXTERNAL COMPONENT TABLE OF POWER MODE 3	314
TABLE 52: EXTERNAL COMPONENT TABLE OF POWER MODE 4	317
TABLE 53: MAXIMUM LAYOUT RESISTANCE	318
TABLE 54: LIQUID CRYSTAL POWER SUPPLY SPECIFICATIONS	319

1. Introduction

The ILI9881C is a 16.7M single-chip (SOC) driver. It is comprised of a 2404-channel source driver (S1~S2400 and SDUM[3:0]), a gate-IC-less level shifter and a power supply circuit to drive a dot-matrix TFT LCD with 800 (RGB) x 1280 dots at maximum.

The ILI9881C can configure functions via the MIPI¹ DSI² Interface; transmit video data via MIPI DSI Interface. The ILI9881C supports three kinds of data types, i.e., 16-bit, 18-bit and 24-bit, for video image display in MIPI DSI interfaces. In the MIPI DSI high-speed mode, the ILI9881C also provides three user-selectable hardware structures:

- ❖ Two data lane supports up to 850Mbps on the MIPI DSI link
- ❖ Three data lanes support up to 650Mbps on the MIPI DSI link
- ❖ Four data lanes support up to 550Mbps on the MIPI DSI link

The ILI9881C can operate with 1.65V I/O interface voltage and supports a wide range of analog power supplies. The ILI9881C supports 2 colors (Idle Mode: 2-color low power mode) display and sleep mode power management functions, ideal for portable products where battery power conservation is desirable, such as digital cellular phones, smart phones, MP3 players, personal media players and similar devices with color graphics displays.

¹ MIPI: Mobile Industry Processor Interface

² DSI: Display Serial Interface

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

2. Features

- ◆ Display resolution options:
 - 800 (RGB) (H) x (480 + (4 x NL)) (V)
 - 768 (RGB) (H) x (480 + (4 x NL)) (V)
 - 720 (RGB) (H) x (480 + (4 x NL)) (V)
 - 640 (RGB) (H) x (480 + (4 x NL)) (V)
- ◆ Display color modes
 - Full color mode:
16.7M colors (24-bit data, R: 8-bit, G: 8-bit, B: 8-bit)
 - Reduced color modes:
262K colors (18-bit data, R: 6-bit, G: 6-bit, B: 6-bit)
65K colors (16-bit data, R: 5-bit, G: 6-bit, B: 5-bit)
2 colors (Idle Mode: 2-color low power mode)
- ◆ Display module:
 - Supports 2404 source channel outputs (S1~S2400 and SDUM[3:0])
 - Supports gate control signals to gate driver in the panel
 - Supports 1-dot , 2-dot , 4-dot , N/4-dot , N/8-dot , N/16-dot , N/32-dot , column , Zig-Zag inversion
 - Gamma correction (1 preset Gamma curve)
 - On module VCOM control
 - 800x1280-dot display RAM with data compression for 2-color low power mode
- ◆ Display interface types:
 - DSI interface (DSI version 1.01 and D-PHY version 1.00):
 - 2 data lane / maximum speed 850Mbps
 - 3 data lanes / maximum speed 650Mbps
 - 4 data lanes / maximum speed 550Mbps
- ◆ Power saving modes:
 - Sleep mode
- ◆ Other on-chip functions/Miscellaneous
 - Software programmable color depth mode
 - Oscillator for display clock generation
 - DC VCOM voltage generator and adjustment
 - CABC (Content Adaptive Brightness Control) function
 - DGC (Digital Gamma Correction) function
 - IIE (Impressive Image Enhancement) function
 - VGH/VGL voltage generator for gate control signal in panel
 - Gate control signals to gate driver in panel (GIP)
 - OTP (One-Time Programming) memory store initialization register settings
 - Provide 3 times to store DC VCOM value setting and ID1 ~ ID3
 - BIST (Built-In Self-Test Pattern) mode function

- ◆ Input power:
 - VCI = 2.5V ~ 6.0V
 - VDDI = 1.65V ~ 3.3V
 - VCC1 = 1.75 ~ 6.0V
 - VCC2 = 1.75 ~ 6.0V
 - VDDAM = 1.75V ~ 3.3V
 - VSP = 4.5V ~ 6.0V
 - VSN = -6.0V ~ -4.5V
 - OTP programming voltage (MTP_PWR): 8.5V
- ◆ Source/VCOM/Gate power supply voltage:
 - VCL-GND = -3.0V ~ -2.3V
 - DC VCOM = -4.0V ~ -0.2V (12mV/step); 0V
 - VREG1OUT = 2.9V ~ 5.5V (Positive source output voltage level)
 - VREG2OUT = -5.5V ~ -2.9V (Negative source output voltage level)
 - VGH-GND = 8V ~ 18V (Positive gate driver output voltage level)
 - VGL-GND = -7V ~ -18V (Negative gate driver output voltage level)

3. Device Overview

3.1. Block Diagram




Figure 1: Block Diagram

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

3.2. Block Function Description

3.2.1. System Interface

The ILI9881C supports DSI interfaces. The interface mode and the lane number of DSI interface can be selected by hardware pins IM[2:0], LANSEL and control register MIPI_LANE_SEL (Page4_R00h).

3.2.2. Grayscale Voltage Generating Circuit

The grayscale voltage generating circuit generates a liquid crystal drive voltage that corresponds to the grayscale level set in the Gamma correction register. The ILI9881C can display 16.7M colors at maximum.

3.2.3. TCON

The TCON generates timing signals for internal circuits. Timing for display operations are outputted separately so that they do not interfere with each other.

3.2.4. OSC

The ILI9881C incorporates with an RC oscillator circuit. Command settings are used to change the frame frequency.

3.2.5. RAM

The LCD driver incorporates the RAM (800x1280)/10 bits = 12800 bytes, which can store pattern data of a 800(RGB) x 1280 resolution with data compression in the Idle Mode.

3.2.6. Source Driver Circuit

The LCD display driver circuit consists of a 2404-output source driver (S1~S2400 and SDUM[3:0]). The display pattern data is latched when 800RGB pixels of data are input. The voltage is output from the source driver according to the latched data.

3.2.7. Gate Controller Circuit

The panel control circuit outputs GOUT_L/R[22:1] signals at either the VGH or VGL level.

3.2.8. DC-to-DC Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels for driving a panel. Voltage levels are adjusted according to the register setting.

3.2.9. CABC (Content Adaptive Brightness Control)

The CABC (Content Adaptive Brightness Control) dynamic backlight control function is used to reduce the power consumption of the luminance source.

3.3. Pin Descriptions

Table 1: Pin Definition

Pin Name	I/O	Type	Descriptions																																																																																		
Global Control Pins																																																																																					
IM[2:0]	I	VDDI	- Interface mode select pins. Notes: (1) IM[2:0] pins are used to configure lane sequence and polarity (2) The bottom table is an example for MIPI 4 lane setting																																																																																		
			<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">External Pad Set</th> <th colspan="4">Configuration of MIPI Lane</th> </tr> <tr> <th>IM2</th><th>IM1</th><th>IM0</th><th>D0P/N Pin</th><th>D1P/N Pin</th><th>CLKP/N Pin</th><th>D2P/N Pin</th><th>D3P/N Pin</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>D3P/N</td><td>D2P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D0P/N</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>D3N/P</td><td>D2N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D0N/P</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>D0P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D2P/N</td><td>D3P/N</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>D0N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D2N/P</td><td>D3N/P</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>D3P/N</td><td>D0P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D2P/N</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>D3N/P</td><td>D0N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D2N/P</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>D2P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D0P/N</td><td>D3P/N</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>D2N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D0N/P</td><td>D3N/P</td></tr> </tbody> </table>							External Pad Set			Configuration of MIPI Lane				IM2	IM1	IM0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin	0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N	0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P	0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N	0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P	1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N	1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P	1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N	1	1	1	D2N/P	D1N/P
External Pad Set			Configuration of MIPI Lane																																																																																		
IM2	IM1	IM0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin																																																																														
0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N																																																																														
0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P																																																																														
0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N																																																																														
0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P																																																																														
1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N																																																																														
1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P																																																																														
1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N																																																																														
1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P																																																																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>RS1</th><th>RS0</th><th>Resolution</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>800 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>0</td><td>1</td><td>768 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>1</td><td>0</td><td>720 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>1</td><td>1</td><td>640 (RGB) x (480 + (4 x NL)) gate line</td></tr> </tbody> </table>							RS1	RS0	Resolution	0	0	800 (RGB) x (480 + (4 x NL)) gate line	0	1	768 (RGB) x (480 + (4 x NL)) gate line	1	0	720 (RGB) x (480 + (4 x NL)) gate line	1	1	640 (RGB) x (480 + (4 x NL)) gate line																																																																
RS1	RS0	Resolution																																																																																			
0	0	800 (RGB) x (480 + (4 x NL)) gate line																																																																																			
0	1	768 (RGB) x (480 + (4 x NL)) gate line																																																																																			
1	0	720 (RGB) x (480 + (4 x NL)) gate line																																																																																			
1	1	640 (RGB) x (480 + (4 x NL)) gate line																																																																																			
LANSEL	I	VDDI	- MIPI DSI Lane number selection pin LANSEL="1", MIPI DSI is 2 Lane mode LANSEL="0", MIPI DSI is 3 or 4 Lane mode <i>Note: Please reference "Table 2 DSI Interface Lane Mode Selection"</i>																																																																																		
BOOSTM[2:0]	I	VDDI	- Power type selection pins																																																																																		
			<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Page4_R6Eh DI_PWR_REG</th><th>BOOSTM2</th><th>BOOSTM1</th><th>BOOSTM0</th><th>NOTE</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP)^{Note 1}</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>Power Mode 4 External IOVCC, VCI, VSP and VSN</td></tr> <tr><td>X</td><td>0</td><td>1</td><td>0</td><td>Power Mode 3 External IOVCC and VCI (with ILI4003)</td></tr> <tr><td colspan="4" style="text-align: right;">prohibited</td><td>-</td></tr> </tbody> </table>							Page4_R6Eh DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	NOTE	0	0	0	1	Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP) ^{Note 1}	1	0	0	1	Power Mode 4 External IOVCC, VCI, VSP and VSN	X	0	1	0	Power Mode 3 External IOVCC and VCI (with ILI4003)	prohibited				-																																																			
Page4_R6Eh DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	NOTE																																																																																	
0	0	0	1	Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP) ^{Note 1}																																																																																	
1	0	0	1	Power Mode 4 External IOVCC, VCI, VSP and VSN																																																																																	
X	0	1	0	Power Mode 3 External IOVCC and VCI (with ILI4003)																																																																																	
prohibited				-																																																																																	
The default value of DI_PWR_REG is "1".																																																																																					
<i>Note 1: VCI and VSP pads must be connected by external metal path.</i>																																																																																					
RESX	I	VDDI	- The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.																																																																																		
TE	O	VDDI	- Tearing effect output pin. Leave the pin open when not in use.																																																																																		
VS	I/O	VDDI	- Touch synchronization signal (VSOUT). Fix to VSS level when not in use.																																																																																		
HS	I/O	VDDI	- Touch synchronization signal (HSOUT). Fix to VSS level when not in use.																																																																																		
LEDPWM	O	VDDI	- LCD backlight control PWM output pin. Leave the pin open when not in use.																																																																																		
DSI Interface Signal Pins																																																																																					
CLKP CLKN	I	LVDSVDD	- MIPI DSI differential clock pair Leave it open or fix to LVDSVSS level when not in use.																																																																																		
D0P D0N	I/O	LVDSVDD	- MIPI DSI differential data pair. (Data lane 0) Leave it open or fix to LVDSVSS level when not in use.																																																																																		

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

D1P D1N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 1) Leave it open or fix to LVDSVSS level when not in use.												
D2P D2N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 2) Leave it open or fix to LVDSVSS level when not in use.												
D3P D3N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 3) Leave it open or fix to LVDSVSS level when not in use.												
Source / Panel Control / VCOM Signal Pins															
S[2400:1]	O	Analog	<p>- Output source driver signals. The D/A converted 256-gray-scale analog voltage output. Source output mapping with different resolution</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Dispaly resulatn</th> <th>Source channels</th> </tr> </thead> <tbody> <tr> <td>800 (RGB)</td> <td>S1 ~ S2400</td> </tr> <tr> <td>768 (RGB)</td> <td>S1 ~ S1152, S1249 ~ S2400</td> </tr> <tr> <td>720 (RGB)</td> <td>S1 ~ S1080, S1321 ~ S2400</td> </tr> <tr> <td>640 (RGB)</td> <td>S1 ~ S960, S1441 ~ S2400</td> </tr> <tr> <td>800 (RGB) + Zig-Zag</td> <td>S1 ~ S2400, SDUM[2:1]</td> </tr> </tbody> </table>	Dispaly resulatn	Source channels	800 (RGB)	S1 ~ S2400	768 (RGB)	S1 ~ S1152, S1249 ~ S2400	720 (RGB)	S1 ~ S1080, S1321 ~ S2400	640 (RGB)	S1 ~ S960, S1441 ~ S2400	800 (RGB) + Zig-Zag	S1 ~ S2400, SDUM[2:1]
Dispaly resulatn	Source channels														
800 (RGB)	S1 ~ S2400														
768 (RGB)	S1 ~ S1152, S1249 ~ S2400														
720 (RGB)	S1 ~ S1080, S1321 ~ S2400														
640 (RGB)	S1 ~ S960, S1441 ~ S2400														
800 (RGB) + Zig-Zag	S1 ~ S2400, SDUM[2:1]														
SDUM[3:0]	O	Analog	<p>- Dummy Source Leave the pin open when not in use.</p>												
GOUT_L[22:1]	O	Analog	<p>- Gate control signals for panel in left side of IC Leave the pin open when not in use.</p>												
GOUT_R[22:1]	O	Analog	<p>- Gate control signals for panel in right side of IC Leave the pin open when not in use.</p>												
VCOM	O	Analog	<p>- Regulator output for common voltage of panel Connect to a stabilizing capacitor between VCOM and VSSA.</p>												
Power Supply Pins															
VCI	I	Power Supply	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 6.0V												
VCIREF	I	Power Supply	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 6.0V												
VDDI	I	Power Supply	- Power supply for I/O pads. Connect to an external power supply of 1.65V to 3.3V												
VCC1	I	Power Supply	- Power supply for internal logic regulator. Connect to an external power supply of 1.75V to 6.0V												
VCC2	I	Power Supply	- Power supply for internal logic regulator. Connect to an external power supply of 1.75V to 6.0V												
VDDAM	I	Power Supply	- Power supply for MIPI DSI regulator. Connect to an external power supply of 1.75V to 3.3V												
VSP	I	Power Supply	- Input voltage from step-up circuit. Connect to an external power supply of 4.5V to 6.0V												
VSN	I	Power Supply	- Input voltage from step-up circuit. Connect to an external power supply of -4.5V to -6.0V.												
VSSA	I	Ground	<p>- System ground for the analog circuit In the case of COG, connect to GND on the FPC to prevent noise.</p>												
VSSREF	I	Ground	<p>- System ground for the analog circuit In the case of COG, connect to GND on the FPC to prevent noise.</p>												
LVDSVSS	I	Ground	<p>- System ground for MIPI DSI analog ground In the case of COG, connect to GND on the FPC to prevent noise.</p>												
VSS	I	Ground	<p>- System ground for digital circuit In the case of COG, connect to GND on the FPC to prevent noise.</p>												
MTP_PWR	I	Power Supply	<p>- Input power for OTP programming. MTP_PWR=8.5V When not under programming, let MTP_PWR float or connect to ground.</p>												
DC-to-DC Circuit Pins															
VREG1OUT	O	Analog	- Regulator output voltage from VSP, It's for positive gray scale voltage. Connect to a stabilizing capacitor between GVDD and VSSA.												
VREG2OUT	O	Analog	- Regulator output voltage from VSN, It's for negative gray scale voltage. Connect to a stabilizing capacitor between NGVDD and VSSA.												
VCL	O	Analog	- Output voltage from step-up circuit												

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

			Connect to a stabilizing capacitor between VCL and VSSA.
VGH	O	Analog	<ul style="list-style-type: none"> - Output voltage from step-up circuit <p>Connect to a stabilizing capacitor between VGH and VSSA.</p>
VGL	O	Analog	<ul style="list-style-type: none"> - Output voltage from step-up circuit <p>Connect to a stabilizing capacitor between VGL and VSSA.</p>
VGLO1	O	Analog	<ul style="list-style-type: none"> - Negative power supply to panel GIP circuits <p>If need different VGL voltage, must connect to a stabilizing capacitor between VGLO1 and VSSA.</p>
EXTP	O	VCI	<ul style="list-style-type: none"> - Control signal output to generate VSP
EXTN	O	VCI	<ul style="list-style-type: none"> - Control signal output to generate VSN
LVDSVDD	O	Analog	<ul style="list-style-type: none"> - MIPI DSI regulator output <p>Connect to a stabilizing capacitor between LVDSVDD and LVDSVSS.</p>
VREF	O	Analog	<ul style="list-style-type: none"> - Reference voltage from internal band gap circuit (1.8V typical) <p>Connect to a stabilizing capacitor between VREF and VSSA.</p>
VCORE	O	Analog	<ul style="list-style-type: none"> - Internal logic regulator output (1.5V typical) <p>Connect to a stabilizing capacitor between VCORE and VSSA.</p>
C21P / C21N C22P / C22N	I/O	Step-up Capacitor	<ul style="list-style-type: none"> - Connect the charge-pumping capacitor for generating VGH level.
C23P / C23N C24P / C24N	I/O	Step-up Capacitor	<ul style="list-style-type: none"> - Connect the charge-pumping capacitor for generating VGL level.
C41P / C41N C42P / C42N	I/O	Step-up Capacitor	<ul style="list-style-type: none"> - Connect the charge-pumping capacitor for generating VCL level.

Test / Dummy Pins

PCLK	I	VDDI	<ul style="list-style-type: none"> - Test pins <p>Unused pins should be left open.</p>
D[7:0]	I/O	VDDI	<ul style="list-style-type: none"> - Test pins <p>Unused pins should be left open or connected to VSS, VDDI.</p>
TEST[5:0]	I/O	VDDI	<ul style="list-style-type: none"> - Test pins <p>Unused pins should be left open or connected to VSS, VDDI.</p>
TOUT[3:0]	I/O	VDDI	<ul style="list-style-type: none"> - Test pins <p>Unused pins should be left open or connected to VSS, VDDI.</p>
VTESTOUTP	O	Analog	<ul style="list-style-type: none"> - Analog test output pin <p>Let it open.</p>
VTESTOUTN	O	Analog	<ul style="list-style-type: none"> - Analog test output pin <p>Let it open.</p>
CSX	I	VDDI	<ul style="list-style-type: none"> - Test pins <p>Fix to VDDI or VSS level when not in use.</p>
DCX	I	VDDI	<ul style="list-style-type: none"> - Test pins <p>Fix to VDDI or VSS level when not in use.</p>
SCL	I	VDDI	<ul style="list-style-type: none"> - Test pins <p>Fix to VDDI or VSS level when not in use.</p>
SDI	I	VDDI	<ul style="list-style-type: none"> - Test pins <p>Leave the pin open when not in use.</p>
SDO	O	VDDI	<ul style="list-style-type: none"> - Test pins <p>Leave the pin open when not in use.</p>
TE1	O	VDDI	<ul style="list-style-type: none"> - Test pins. <p>Leave the pin open when not in use.</p>
C31P	-	-	<ul style="list-style-type: none"> - Dummy pins <p>Let it open.</p>
VCOMR	-	-	<ul style="list-style-type: none"> - Dummy pins <p>Let it open.</p>
VGLO2DUMMY	-	-	<ul style="list-style-type: none"> - Dummy pins <p>Let it open.</p>
DUMMYR1	-	Analog	<ul style="list-style-type: none"> - dummy pins <p>Propose to connect these two pads separately when use for bonding resistance measurement</p>
VSSDUMMY	-	-	<ul style="list-style-type: none"> - Dummy pins <p>Let it open.</p>

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

DUMMY[85:3]	-	-	- Dummy pins Let it open.
DUMMYN	-	-	- Dummy pins Let it open.
DUMMYP	-	-	- Dummy pins Let it open.

3.4. Pin Assignment

Chip Size: 27840 um x 875 um

Pad Location: Pad Center.

Coordinate Origin: Chip center


Bump Size:

1. 30um x 73um




Pad 1 to 606.

2. 16um x 65um

Pad 607 to 3090.



3.5. Bump Arrangement

Input PAD (No. 1~26, 27~580, 581~606)	 <p>Unit: um</p>
Input PAD (No. 26~27, 580~581)	 <p>Unit: um</p>
Output PAD (No. 607~3090)	 <p>Unit: um</p>

<p>Alignment mark R</p> <p>Unit: um</p>	<p>Alignment mark: (13706,372.5)</p> <p>Unit: um</p>	<p>Alignment mark: (13706,285.5)</p> <p>Unit: um</p>
<p>Alignment mark L</p> <p>Unit: um</p>	<p>Alignment mark: (-13706,372.5)</p> <p>Unit: um</p>	<p>Alignment mark: (-13706,285.5)</p> <p>Unit: um</p>

3.6. Pad Coordination

No.	Name	X	Y
1	DUMMY1	-13622.5	-361
2	GOUT_L1	-13577.5	-361
3	GOUT_L2	-13532.5	-361
4	GOUT_L3	-13487.5	-361
5	GOUT_L4	-13442.5	-361
6	GOUT_L5	-13397.5	-361
7	GOUT_L6	-13352.5	-361
8	GOUT_L7	-13307.5	-361
9	GOUT_L8	-13262.5	-361
10	GOUT_L9	-13217.5	-361
11	GOUT_L10	-13172.5	-361
12	GOUT_L11	-13127.5	-361
13	GOUT_L12	-13082.5	-361
14	GOUT_L13	-13037.5	-361
15	GOUT_L14	-12992.5	-361
16	GOUT_L15	-12947.5	-361
17	GOUT_L16	-12902.5	-361
18	GOUT_L17	-12857.5	-361
19	GOUT_L18	-12812.5	-361
20	GOUT_L19	-12767.5	-361
21	GOUT_L20	-12722.5	-361
22	GOUT_L21	-12677.5	-361
23	GOUT_L22	-12632.5	-361
24	VCOM	-12587.5	-361
25	VCOM	-12542.5	-361
26	VCOM	-12497.5	-361
27	VSSA	-12442.5	-361
28	VSSA	-12397.5	-361
29	VSSA	-12352.5	-361
30	VSSA	-12307.5	-361
31	VSSA	-12262.5	-361
32	VSSA	-12217.5	-361
33	VSSA	-12172.5	-361
34	VSSA	-12127.5	-361
35	VSSA	-12082.5	-361
36	VSSA	-12037.5	-361
37	VTESTOUTP	-11992.5	-361
38	VTESTOUTP	-11947.5	-361
39	LVDSVSS	-11902.5	-361
40	DON	-11857.5	-361
41	DON	-11812.5	-361
42	DON	-11767.5	-361
43	DON	-11722.5	-361
44	DON	-11677.5	-361
45	DON	-11632.5	-361
46	DOP	-11587.5	-361
47	DOP	-11542.5	-361
48	DOP	-11497.5	-361
49	DOP	-11452.5	-361
50	DOP	-11407.5	-361
51	DOP	-11362.5	-361
52	LVDSVSS	-11317.5	-361
53	DIN	-11272.5	-361
54	DIN	-11227.5	-361
55	DIN	-11182.5	-361
56	DIN	-11137.5	-361
57	DIN	-11092.5	-361
58	DIN	-11047.5	-361
59	DIP	-11002.5	-361
60	DIP	-10957.5	-361
61	DIP	-10912.5	-361
62	DIP	-10867.5	-361
63	DIP	-10822.5	-361
64	DIP	-10777.5	-361
65	LVDSVSS	-10732.5	-361
66	CLKN	-10687.5	-361
67	CLKN	-10642.5	-361
68	CLKN	-10597.5	-361
69	CLKN	-10552.5	-361
70	CLKN	-10507.5	-361
71	CLKN	-10462.5	-361
72	CLKP	-10417.5	-361
73	CLKP	-10372.5	-361
74	CLKP	-10327.5	-361
75	CLKP	-10282.5	-361
76	CLKP	-10237.5	-361
77	CLKP	-10192.5	-361
78	LVDSVSS	-10147.5	-361
79	D2N	-10102.5	-361
80	D2N	-10057.5	-361
81	D2N	-10012.5	-361
82	D2N	-9967.5	-361
83	D2N	-9922.5	-361
84	D2N	-9877.5	-361
85	D2P	-9832.5	-361
86	D2P	-9787.5	-361
87	D2P	-9742.5	-361
88	D2P	-9697.5	-361
89	D2P	-9652.5	-361
90	D2P	-9607.5	-361
91	LVDSVSS	-9562.5	-361
92	D3N	-9517.5	-361
93	D3N	-9472.5	-361
94	D3N	-9427.5	-361
95	D3N	-9382.5	-361
96	D3N	-9337.5	-361
97	D3N	-9292.5	-361
98	D3P	-9247.5	-361
99	D3P	-9202.5	-361
100	D3P	-9157.5	-361

No.	Name	X	Y
101	D3P	-9112.5	-361
102	D3P	-9067.5	-361
103	D3P	-9022.5	-361
104	LVDSVSS	-8977.5	-361
105	LVDSVSS	-8932.5	-361
106	LVDSVSS	-8887.5	-361
107	LVDSVSS	-8842.5	-361
108	LVDSVSS	-8797.5	-361
109	LVDSVSS	-8752.5	-361
110	LVDSVSS	-8707.5	-361
111	LVDSVDD	-8662.5	-361
112	LVDSVDD	-8617.5	-361
113	LVDSVDD	-8572.5	-361
114	LVDSVDD	-8527.5	-361
115	LVDSVDD	-8482.5	-361
116	LVDSVDD	-8437.5	-361
117	LVDSVDD	-8392.5	-361
118	LVDSVDD	-8347.5	-361
119	LVDSVDD	-8302.5	-361
120	LVDSVDD	-8257.5	-361
121	LVDSVDD	-8212.5	-361
122	LVDSVDD	-8167.5	-361
123	LVDSVDD	-8122.5	-361
124	LVDSVDD	-8077.5	-361
125	LVDSVDD	-8032.5	-361
126	LVDSVDD	-7987.5	-361
127	LVDSVDD	-7942.5	-361
128	VDDAM	-7897.5	-361
129	VDDAM	-7852.5	-361
130	VDDAM	-7807.5	-361
131	VDDAM	-7762.5	-361
132	VDDAM	-7717.5	-361
133	VDDAM	-7672.5	-361
134	VDDAM	-7627.5	-361
135	VDDAM	-7582.5	-361
136	VDDAM	-7537.5	-361
137	VDDAM	-7492.5	-361
138	VDDAM	-7447.5	-361
139	VDDAM	-7402.5	-361
140	VCCJ	-7357.5	-361
141	VCCJ	-7312.5	-361
142	VCCJ	-7267.5	-361
143	VCCJ	-7222.5	-361
144	VCCJ	-7177.5	-361
145	VCCJ	-7132.5	-361
146	VCCJ	-7087.5	-361
147	VCCJ	-7042.5	-361
148	VCCJ	-6997.5	-361
149	VCCJ	-6952.5	-361
150	VCCJ	-6907.5	-361
151	VCCJ	-6862.5	-361
152	VCCJ	-6817.5	-361
153	VCCJ	-6772.5	-361
154	VCCJ	-6727.5	-361
155	VCORE	-6682.5	-361
156	VCORE	-6637.5	-361
157	VCORE	-6592.5	-361
158	VCORE	-6547.5	-361
159	VCORE	-6502.5	-361
160	VCORE	-6457.5	-361
161	VCORE	-6412.5	-361
162	VCORE	-6367.5	-361
163	VCORE	-6322.5	-361
164	VCORE	-6277.5	-361
165	VCORE	-6232.5	-361
166	VCORE	-6187.5	-361
167	VCORE	-6142.5	-361
168	VCORE	-6097.5	-361
169	VCORE	-6052.5	-361
170	VSS	-6007.5	-361
171	VSS	-5962.5	-361
172	VSS	-5917.5	-361
173	VSS	-5872.5	-361
174	VSS	-5827.5	-361
175	VSS	-5782.5	-361
176	VSS	-5737.5	-361
177	VSS	-5692.5	-361
178	VSS	-5647.5	-361
179	VSS	-5602.5	-361
180	VSS	-5557.5	-361
181	VSS	-5512.5	-361
182	VSS	-5467.5	-361
183	VSS	-5422.5	-361
184	VSS	-5377.5	-361
185	TOUT3	-5332.5	-361
186	TOUT3	-5287.5	-361
187	TOUT2	-5242.5	-361
188	TOUT2	-5197.5	-361
189	TOUT1	-5152.5	-361
190	TOUT1	-5107.5	-361
191	TOUT0	-5062.5	-361
192	TOUT0	-5017.5	-361
193	DUMMYP	-4972.5	-361
194	DUMMYP	-4927.5	-361
195	DUMMYP	-4882.5	-361
196	DUMMYP	-4837.5	-361
197	DUMMYP	-4792.5	-361
198	DUMMYP	-4747.5	-361
199	DUMMYP	-4702.5	-361
200	DUMMYP	-4657.5	-361

No.	Name	X	Y
201	DUMMYP	-4612.5	-361
202	DUMMYP	-4567.5	-361
203	DUMMYP	-4522.5	-361
204	DUMMYP	-4477.5	-361
205	DUMMYP	-4432.5	-361
206	DUMMYP	-4387.5	-361
207	DUMMYP	-4342.5	-361
208	DUMMYP	-4297.5	-361
209	DUMMYP	-4252.5	-361
210	DUMMYP	-4207.5	-361
211	DUMMYP	-4162.5	-361
212	DUMMYP	-4117.5	-361
213	DUMMYP	-4072.5	-361
214	DUMMYP	-4027.5	-361
215	DUMMYP	-3982.5	-361
216	DUMMYP	-3937.5	-361
217	DUMMYP	-3892.5	-361
218	DUMMYP	-3847.5	-361
219	DUMMYP	-3802.5	-361
220	DUMMYP	-3757.5	-361
221	DUMMYP	-3712.5	-361
222	DUMMYP	-3667.5	-361
223	DUMMYP	-3622.5	-361
224	DUMMYP	-3577.5	-361
225	DUMMYP	-3532.5	-361
226	DUMMYP	-3487.5	-361
227	DUMMYP	-3442.5	-361
228	DUMMYP	-3397.5	-361
229	DUMMYP	-3352.5	-361
230	DUMMYP	-3307.5	-361
231	DUMMYP	-3262.5	-361
232	DUMMYP	-3217.5	-361
233	DUMMYP	-3172.5	-361
234	DUMMYP	-3132.5	-361
235	DUMMYP	-3082.5	-361
236	DUMMYP	-3037.5	-361
237	DUMMYP	-2992.5	-361
238	VSS	-2947.5	-361
239	VSS	-2902.5	-361
240	D7	-2857.5	-361
241	D7	-2812.5	-361
242	D6	-2767.5	-361
243	D6	-2722.5	-361
244	D5	-2677.5	-361
245	D5	-2632.5	-361
246	D4	-2587.5	-361
247	D4	-2542.5	-361
248	D3	-2497.5	-361
249	D3	-2452.5	-361
250	D2	-2407.5	-361
251	D2	-2362.5	-361
252	D1	-2317.5	-361
253	D1	-2272.5	-361
254	D0	-2227.5	-361
255	D0	-2182.5	-361
256	HS	-2137.5	-361
257	HS	-2092.5	-361
258	VS	-2047.5	-361
259	VS	-2002.5	-361
260	VSSDUMMY	-1957.5	-361
261	VSSDUMMY	-1912.5	-361
262	PCLK	-1867.5	-361
263	PCLK	-1822.5	-361
264	DCX	-1777.5	-361
265	DCX	-1732.5	-361
266	CSX	-1687.5	-361

No.	Name	X	Y
401	VSSA	4387.5	-361
402	VSSA	4432.5	-361
403	VSSA	4477.5	-361
404	VSSA	4522.5	-361
405	VSSA	4567.5	-361
406	VREG1OUT	4612.5	-361
407	VREG1OUT	4657.5	-361
408	VREG1OUT	4702.5	-361
409	VREG2OUT	4747.5	-361
410	VREG2OUT	4792.5	-361
411	VREG2OUT	4837.5	-361
412	VREF	4882.5	-361
413	VREF	4927.5	-361
414	VREF	4972.5	-361
415	VSS	5017.5	-361
416	VSS	5062.5	-361
417	VSS	5107.5	-361
418	VSS	5152.5	-361
419	VSS	5197.5	-361
420	VCL	5242.5	-361
421	VCL	5287.5	-361
422	VCL	5332.5	-361
423	VCL	5377.5	-361
424	VCL	5422.5	-361
425	VCL	5467.5	-361
426	VCL	5512.5	-361
427	VCL	5557.5	-361
428	VCL	5602.5	-361
429	VCL	5647.5	-361
430	VCL	5692.5	-361
431	VCL	5737.5	-361
432	VCL	5782.5	-361
433	C41P	5827.5	-361
434	C41P	5872.5	-361
435	C41P	5917.5	-361
436	C41P	5962.5	-361
437	C41P	6007.5	-361
438	C41P	6052.5	-361
439	C41P	6097.5	-361
440	C41N	6142.5	-361
441	C41N	6187.5	-361
442	C41N	6232.5	-361
443	C41N	6277.5	-361
444	C41N	6322.5	-361
445	C41N	6367.5	-361
446	C41N	6412.5	-361
447	C42P	6457.5	-361
448	C42P	6502.5	-361
449	C42P	6547.5	-361
450	C42P	6592.5	-361
451	C42P	6637.5	-361
452	C42P	6682.5	-361
453	C42P	6727.5	-361
454	C42N	6772.5	-361
455	C42N	6817.5	-361
456	C42N	6862.5	-361
457	C42N	6907.5	-361
458	C42N	6952.5	-361
459	C42N	6997.5	-361
460	C42N	7042.5	-361
461	VSP	7087.5	-361
462	VSP	7132.5	-361
463	VSP	7177.5	-361
464	VSP	7222.5	-361
465	VSP	7267.5	-361
466	VSP	7312.5	-361
467	VSP	7357.5	-361
468	VSN	7402.5	-361
469	VSN	7447.5	-361
470	VSN	7492.5	-361
471	VSN	7537.5	-361
472	VSN	7582.5	-361
473	VSN	7627.5	-361
474	VSN	7672.5	-361
475	C21N	7717.5	-361
476	C21N	7762.5	-361
477	C21N	7807.5	-361
478	C21N	7852.5	-361
479	C21N	7897.5	-361
480	C21N	7942.5	-361
481	C21N	7987.5	-361
482	C21P	8032.5	-361
483	C21P	8077.5	-361
484	C21P	8122.5	-361
485	C21P	8167.5	-361
486	C21P	8212.5	-361
487	C21P	8257.5	-361
488	C21P	8302.5	-361
489	C22N	8347.5	-361
490	C22N	8392.5	-361
491	C22N	8437.5	-361
492	C22N	8482.5	-361
493	C22N	8527.5	-361
494	C22N	8572.5	-361
495	C22N	8617.5	-361
496	C22P	8662.5	-361
497	C22P	8707.5	-361
498	C22P	8752.5	-361
499	C22P	8797.5	-361
500	C22P	8842.5	-361

No.	Name	X	Y
501	C22P	8887.5	-361
502	C22P	8932.5	-361
503	VGH	8977.5	-361
504	VGH	9022.5	-361
505	VGH	9067.5	-361
506	VGH	9112.5	-361
507	VGH	9157.5	-361
508	VGH	9202.5	-361
509	VCI	9247.5	-361
510	VCI	9292.5	-361
511	VCI	9337.5	-361
512	VCL	9382.5	-361
513	VCL	9427.5	-361
514	VCI	9472.5	-361
515	VSS	9517.5	-361
516	VSS	9562.5	-361
517	VSS	9607.5	-361
518	VSS	9652.5	-361
519	VSS	9697.5	-361
520	VSS	9742.5	-361
521	VSS	9787.5	-361
522	VSS	9832.5	-361
523	C23P	9877.5	-361
524	C23P	9922.5	-361
525	C23P	9967.5	-361
526	C23P	10012.5	-361
527	C23P	10057.5	-361
528	C23P	10102.5	-361
529	C23P	10147.5	-361
530	C23N	10192.5	-361
531	C23N	10237.5	-361
532	C23N	10282.5	-361
533	C23N	10327.5	-361
534	C23N	10372.5	-361
535	C23N	10417.5	-361
536	C23N	10462.5	-361
537	C24P	10507.5	-361
538	C24P	10552.5	-361
539	C24P	10597.5	-361
540	C24P	10642.5	-361
541	C24P	10687.5	-361
542	C24P	10732.5	-361
543	C24P	10777.5	-361
544	C24N	10822.5	-361
545	C24N	10867.5	-361
546	C24N	10912.5	-361
547	C24N	10957.5	-361
548	C24N	11002.5	-361
549	C24N	11047.5	-361
550	C24N	11092.5	-361
551	VGL	11137.5	-361
552	VGL	11182.5	-361
553	VGL	11227.5	-361
554	VGL	11272.5	-361
555	VGL	11317.5	-361
556	VGL	11362.5	-361
557	C31P	11407.5	-361
558	C31P	11452.5	-361
559	C31P	11497.5	-361
560	C31P	11542.5	-361
561	C31P	11587.5	-361
562	C31P	11632.5	-361
563	C31P	11677.5	-361
564	VGL02DUMMY	11722.5	-361
565	VGL02DUMMY	11767.5	-361
566	VGL02DUMMY	11812.5	-361
567	VGL02DUMMY	11857.5	-361
568	VGL02DUMMY	11902.5	-361
569	VGL02DUMMY	11947.5	-361
570	VGL02DUMMY	11992.5	-361
571	VGL01	12037.5	-361
572	VGL01	12082.5	-361
573	VGL01	12127.5	-361
574	VGL01	12172.5	-361
575	VGL01	12217.5	-361
576	VGL01	12262.5	-361
577	VCOMR	12307.5	-361
578	VCOMR	12352.5	-361
579	DUMMYR	12397.5	-361
580	DUMMYR1	12442.5	-361
581	VCOM	12497.5	-361
582	VCOM	12542.5	-361
583	VCOM	12587.5	-361
584	GOUT_R22	12632.5	-361
585	GOUT_R21	12677.5	-361
586	GOUT_R20	12722.5	-361
587	GOUT_R19	12767.5	-361
588	GOUT_R18	12812.5	-361
589	GOUT_R17	12857.5	-361
590	GOUT_R16	12902.5	-361
591	GOUT_R15	12947.5	-361
592	GOUT_R14	12992.5	-361
593	GOUT_R13	13037.5	-361
594	GOUT_R12	13082.5	-361
595	GOUT_R11	13127.5	-361
596	GOUT_R10	13172.5	-361
597	GOUT_R9	13217.5	-361
598	GOUT_R8	13262.5	-361
599	GOUT_R7	13307.5	-361
600	GOUT_R6	13352.5	-361

No.	Name	X	Y
601	GOUT_R5	13397.5	-361
602	GOUT_R4	13442.5	-361
603	GOUT_R3	13487.5	-361
604	GOUT_R2	13532.5	-361
605	GOUT_R1	13577.5	-361
606	DUMMV12	13622.5	-361
607	DUMMY80	13656.5	185
608	DUMMY81	13645.5	275
609	DUMMY82	13634.5	365
610	DUMMY3	13623.5	185
611	DUMMY4	13612.5	275
612	DUMMY5	13601.5	365
613	DUMMY6	13590.5	185
614	DUMMY7	13579.5	275
615	DUMMY8	13568.5	365
616	DUMMY9	13557.5	185
617	SDUM3	13546.5	275
618	SDUM2	13535.5	365
619	S2400	13524.5	185
620	S2399	13513.5	275
621	S2398	13502.5	365
622	S2397	13491.5	185
623	S2396	13480.5	275
624	S2395	13469.5	365
625	S2394	13458.5	185
626	S2393	13447.5	275
627	S2392	13436.5	365
628	S2391	13425.5	185
629	S2390	13414.5	275
630	S2389	13403.5	365
631	S2388	13392.5	185
632	S2387	13381.5	275
633	S2386	13370.5	365
634	S2385	13359.5	185
635	S2384	13348.5	275
636	S2383	13337.5	365
637	S2382	13326.5	185
638	S2381	13315.5	275
639	S2380	13304.5	365
640	S2379	13293.5	185
641	S2378	13282.5	275
642	S2377	13271.5	365
643	S2376	13260.5	185
644	S2375	13249.5	275
645	S2374	13238.5	365
646	S2373	13227.5	185
647	S2372	13216.5	275
648	S2371	13205.5	365
649	S2370	13194.5	185
650	S2369	13183.5	275
651	S2368	13172.5	365
652	S2367	13161.5	185
653	S2366	13150.5	275
654	S2365	13139.5	365
655	S2364	13128.5	185
656	S2363	13117.5	275
657	S2362	13106.5	365
658	S2361	13095.5	185
659	S2360	13084.5	275
660	S2359	13073.5	365
6			

No.	Name	X	Y
801	S2218	11522.5	365
802	S2217	11511.5	185
803	S2216	11500.5	275
804	S2215	11489.5	365
805	S2214	11478.5	185
806	S2213	11467.5	275
807	S2212	11456.5	365
808	S2211	11445.5	185
809	S2210	11434.5	275
810	S2209	11423.5	365
811	S2208	11412.5	185
812	S2207	11401.5	275
813	S2206	11390.5	365
814	S2205	11379.5	185
815	S2204	11368.5	275
816	S2203	11357.5	365
817	S2202	11346.5	185
818	S2201	11335.5	275
819	S2200	11324.5	365
820	S2199	11313.5	185
821	S2198	11302.5	275
822	S2197	11291.5	365
823	S2196	11280.5	185
824	S2195	11269.5	275
825	S2194	11258.5	365
826	S2193	11247.5	185
827	S2192	11236.5	275
828	S2191	11225.5	365
829	S2190	11214.5	185
830	S2189	11203.5	275
831	S2188	11192.5	365
832	S2187	11181.5	185
833	S2186	11170.5	275
834	S2185	11159.5	365
835	S2184	11148.5	185
836	S2183	11137.5	275
837	S2182	11126.5	365
838	S2181	11115.5	185
839	S2180	11104.5	275
840	S2179	11093.5	365
841	S2178	11082.5	185
842	S2177	11071.5	275
843	S2176	11060.5	365
844	S2175	11049.5	185
845	S2174	11038.5	275
846	S2173	11027.5	365
847	S2172	11016.5	185
848	S2171	11005.5	275
849	S2170	10994.5	365
850	S2169	10983.5	185
851	S2168	10972.5	275
852	S2167	10961.5	365
853	S2166	10950.5	185
854	S2165	10939.5	275
855	S2164	10928.5	365
856	S2163	10917.5	185
857	S2162	10906.5	275
858	S2161	10895.5	365
859	S2160	10884.5	185
860	S2159	10873.5	275
861	S2158	10862.5	365
862	S2157	10851.5	185
863	S2156	10840.5	275
864	S2155	10829.5	365
865	S2154	10818.5	185
866	S2153	10807.5	275
867	S2152	10796.5	365
868	S2151	10785.5	185
869	S2150	10774.5	275
870	S2149	10763.5	365
871	S2148	10752.5	185
872	S2147	10741.5	275
873	S2146	10730.5	365
874	S2145	10719.5	185
875	S2144	10708.5	275
876	S2143	10697.5	365
877	S2142	10686.5	185
878	S2141	10675.5	275
879	S2140	10664.5	365
880	S2139	10653.5	185
881	S2138	10642.5	275
882	S2137	10631.5	365
883	S2136	10620.5	185
884	S2135	10609.5	275
885	S2134	10598.5	365
886	S2133	10587.5	185
887	S2132	10576.5	275
888	S2131	10565.5	365
889	S2130	10554.5	185
890	S2129	10543.5	275
891	S2128	10532.5	365
892	S2127	10521.5	185
893	S2126	10510.5	275
894	S2125	10499.5	365
895	S2124	10488.5	185
896	S2123	10477.5	275
897	S2122	10466.5	365
898	S2121	10455.5	185
899	S2120	10444.5	275
900	S2119	10433.5	365

No.	Name	X	Y
901	S2118	10422.5	185
902	S2117	10411.5	275
903	S2116	10400.5	365
904	S2115	10389.5	185
905	S2114	10378.5	275
906	S2113	10367.5	365
907	S2112	10356.5	185
908	S2111	10345.5	275
909	S2110	10334.5	365
910	S2109	10323.5	185
911	S2108	10312.5	275
912	S2107	10301.5	365
913	S2106	10290.5	185
914	S2105	10279.5	275
915	S2104	10268.5	365
916	S2103	10257.5	185
917	S2102	10246.5	275
918	S2101	10235.5	365
919	S2100	10224.5	185
920	S2099	10213.5	275
921	S2098	10202.5	365
922	S2097	10191.5	185
923	S2096	10180.5	275
924	S2095	10169.5	365
925	S2094	10158.5	185
926	S2093	10147.5	275
927	S2092	10136.5	365
928	S2091	10125.5	185
929	S2090	10114.5	275
930	S2089	10103.5	365
931	S2088	10092.5	185
932	S2087	10081.5	275
933	S2086	10070.5	365
934	S2085	10059.5	185
935	S2084	10048.5	275
936	S2083	10037.5	365
937	S2082	10026.5	185
938	S2081	10015.5	275
939	S2080	10004.5	365
940	S2079	9993.5	185
941	S2078	9982.5	275
942	S2077	9971.5	365
943	S2076	9960.5	185
944	S2075	9949.5	275
945	S2074	9938.5	365
946	S2073	9927.5	185
947	S2072	9916.5	275
948	S2071	9905.5	365
949	S2070	9894.5	185
950	S2069	9883.5	275
951	S2068	9872.5	365
952	S2067	9861.5	185
953	S2066	9850.5	275
954	S2065	9839.5	365
955	S2064	9828.5	185
956	S2063	9817.5	275
957	S2062	9806.5	365
958	S2061	9795.5	185
959	S2060	9784.5	275
960	S2059	9773.5	365
961	S2058	9762.5	185
962	S2057	9751.5	275
963	S2056	9740.5	365
964	S2055	9729.5	185
965	S2054	9718.5	275
966	S2053	9707.5	365
967	S2052	9696.5	185
968	S2051	9685.5	275
969	S2050	9674.5	365
970	S2049	9663.5	185
971	S2048	9652.5	275
972	S2047	9641.5	365
973	S2046	9630.5	185
974	S2045	9619.5	275
975	S2044	9608.5	365
976	S2043	9597.5	185
977	S2042	9586.5	275
978	S2041	9575.5	365
979	S2040	9564.5	185
980	S2039	9553.5	275
981	S2038	9542.5	365
982	S2037	9531.5	185
983	S2036	9520.5	275
984	S2035	9509.5	365
985	S2034	9498.5	185
986	S2033	9487.5	275
987	S2032	9476.5	365
988	S2031	9465.5	185
989	S2030	9454.5	275
990	S2029	9443.5	365
991	S2028	9432.5	185
992	S2027	9421.5	275
993	S2026	9410.5	365
994	S2025	9399.5	185
995	S2024	9388.5	275
996	S2023	9377.5	365
997	S2022	9366.5	185
998	S2021	9355.5	275
999	S2020	9344.5	365
1000	S2019	9333.5	185

No.	Name	X	Y
1001	S2018	9322.5	275
1002	S2017	9311.5	365
1003	S2016	9300.5	185
1004	S2015	9289.5	275
1005	S2014	9278.5	365
1006	S2013	9267.5	185
1007	S2012	9256.5	275
1008	S2011	9245.5	365
1009	S2010	9234.5	185
1010	S2009	9223.5	275
1011	S2008	9212.5	365
1012	S2007	9201.5	185
1013	S2006	9190.5	275
1014	S2005	9179.5	365
1015	S2004	9168.5	185
1016	S2003	9157.5	275
1017	S2002	9146.5	365
1018	S2001	9135.5	185
1019	S2000	9124.5	275
1020	S1999	9113.5	365
1021	S1998	9102.5	185
1022	S1997	9091.5	275
1023	S1996	9080.5	365
1024	S1995	9069.5	185
1025	S1994	9058.5	275
1026	S1993	9047.5	365
1027	S1992	9036.5	185
1028	S1991	9025.5	275
1029	S1990	9014.5	365
1030	S1989	9003.5	185
1031	S1988	8992.5	275
1032	S1987	8981.5	365
1033	S1986	8970.5	185
1034	S1985	8959.5	275
1035	S1984	8948.5	365
1036	S1983	8937.5	185
1037	S1982	8926.5	275
1038	S1981	8915.5	365
1039	S1980	8904.5	185
1040	S1979	8893.5	275
1041	S1978	8882.5	365
1042	S1977	8871.5	185
1043	S1976	8860.5	275
1044	S1975	8849.5	365
1045	S1974	8838.5	185
1046	S1973	8827.5	275
1047	S1972	8816.5	365
1048	S1971	8805.5	185
1049	S1970	8794.5	275
1050	S1969	8783.5	365
1051	S		

No.	Name	X	Y
1201	S1818	7122.5	185
1202	S1817	7111.5	275
1203	S1816	7100.5	365
1204	S1815	7089.5	185
1205	S1814	7078.5	275
1206	S1813	7067.5	365
1207	S1812	7056.5	185
1208	S1811	7045.5	275
1209	S1810	7034.5	365
1210	S1809	7023.5	185
1211	S1808	7012.5	275
1212	S1807	7001.5	365
1213	S1806	6990.5	185
1214	S1805	6979.5	275
1215	S1804	6968.5	365
1216	S1803	6957.5	185
1217	S1802	6946.5	275
1218	S1801	6935.5	365
1219	DUMMY11	6924.5	185
1220	DUMMY12	6913.5	275
1221	DUMMY13	6902.5	365
1222	DUMMY14	6891.5	185
1223	DUMMY15	6880.5	275
1224	DUMMY16	6869.5	365
1225	DUMMY17	6858.5	185
1226	DUMMY18	6847.5	275
1227	DUMMY19	6836.5	365
1228	DUMMY20	6825.5	185
1229	DUMMY21	6814.5	275
1230	DUMMY22	6803.5	365
1231	DUMMY23	6792.5	185
1232	DUMMY24	6781.5	275
1233	DUMMY25	6770.5	365
1234	DUMMY26	6759.5	185
1235	DUMMY27	6748.5	275
1236	DUMMY28	6737.5	365
1237	S1800	6726.5	185
1238	S1799	6715.5	275
1239	S1798	6704.5	365
1240	S1797	6693.5	185
1241	S1796	6682.5	275
1242	S1795	6671.5	365
1243	S1794	6660.5	185
1244	S1793	6649.5	275
1245	S1792	6638.5	365
1246	S1791	6627.5	185
1247	S1790	6616.5	275
1248	S1789	6605.5	365
1249	S1788	6594.5	185
1250	S1787	6583.5	275
1251	S1786	6572.5	365
1252	S1785	6561.5	185
1253	S1784	6550.5	275
1254	S1783	6539.5	365
1255	S1782	6528.5	185
1256	S1781	6517.5	275
1257	S1780	6506.5	365
1258	S1779	6495.5	185
1259	S1778	6484.5	275
1260	S1777	6473.5	365
1261	S1776	6462.5	185
1262	S1775	6451.5	275
1263	S1774	6440.5	365
1264	S1773	6429.5	185
1265	S1772	6418.5	275
1266	S1771	6407.5	365
1267	S1770	6396.5	185
1268	S1769	6385.5	275
1269	S1768	6374.5	365
1270	S1767	6363.5	185
1271	S1766	6552.5	275
1272	S1765	6341.5	365
1273	S1764	6330.5	185
1274	S1763	6319.5	275
1275	S1762	6308.5	365
1276	S1761	6297.5	185
1277	S1760	6286.5	275
1278	S1759	6275.5	365
1279	S1758	6264.5	185
1280	S1757	6253.5	275
1281	S1756	6242.5	365
1282	S1755	6231.5	185
1283	S1754	6220.5	275
1284	S1753	6209.5	365
1285	S1752	6198.5	185
1286	S1751	6187.5	275
1287	S1750	6176.5	365
1288	S1749	6165.5	185
1289	S1748	6154.5	275
1290	S1747	6143.5	365
1291	S1746	6132.5	185
1292	S1745	6121.5	275
1293	S1744	6110.5	365
1294	S1743	6099.5	185
1295	S1742	6088.5	275
1296	S1741	6077.5	365
1297	S1740	6066.5	185
1298	S1739	6055.5	275
1299	S1738	6044.5	365
1300	S1737	6033.5	185

No.	Name	X	Y
1301	S1736	6022.5	275
1302	S1735	6011.5	365
1303	S1734	6000.5	185
1304	S1733	5989.5	275
1305	S1732	5978.5	365
1306	S1731	5967.5	185
1307	S1730	5956.5	275
1308	S1729	5945.5	365
1309	S1728	5934.5	185
1310	S1727	5923.5	275
1311	S1726	5912.5	365
1312	S1725	5901.5	185
1313	S1724	5890.5	275
1314	S1723	5879.5	365
1315	S1722	5868.5	185
1316	S1721	5857.5	275
1317	S1720	5846.5	365
1318	S1719	5835.5	185
1319	S1718	5824.5	275
1320	S1717	5813.5	365
1321	S1716	5802.5	185
1322	S1715	5791.5	275
1323	S1714	5780.5	365
1324	S1713	5769.5	185
1325	S1712	5758.5	275
1326	S1711	5747.5	365
1327	S1710	5736.5	185
1328	S1709	5725.5	275
1329	S1708	5714.5	365
1330	S1707	5703.5	185
1331	S1706	5692.5	275
1332	S1705	5681.5	365
1333	S1704	5670.5	185
1334	S1703	5659.5	275
1335	S1702	5648.5	365
1336	S1701	5637.5	185
1337	S1700	5626.5	275
1338	S1699	5615.5	365
1339	S1698	5604.5	185
1340	S1697	5593.5	275
1341	S1696	5582.5	365
1342	S1695	5571.5	185
1343	S1694	5560.5	275
1344	S1693	5549.5	365
1345	S1692	5538.5	185
1346	S1691	5527.5	275
1347	S1690	5516.5	365
1348	S1689	5505.5	185
1349	S1688	5494.5	275
1350	S1687	5483.5	365
1351	S1686	5472.5	185
1352	S1685	5461.5	275
1353	S1684	5450.5	365
1354	S1683	5439.5	185
1355	S1682	5428.5	275
1356	S1681	5417.5	365
1357	S1680	5406.5	185
1358	S1679	5395.5	275
1359	S1678	5384.5	365
1360	S1677	5373.5	185
1361	S1676	5362.5	275
1362	S1675	5351.5	365
1363	S1674	5340.5	185
1364	S1673	5329.5	275
1365	S1672	5318.5	365
1366	S1671	5307.5	185
1367	S1670	5296.5	275
1368	S1669	5285.5	365
1369	S1668	5274.5	185
1370	S1667	5263.5	275
1371	S1666	5252.5	365
1372	S1665	5241.5	185
1373	S1664	5230.5	275
1374	S1663	5219.5	365
1375	S1662	5208.5	185
1376	S1661	5197.5	275
1377	S1660	5186.5	365
1378	S1659	5175.5	185
1379	S1658	5164.5	275
1380	S1657	5153.5	365
1381	S1656	5142.5	185
1382	S1655	5131.5	275
1383	S1654	5120.5	365
1384	S1653	5109.5	185
1385	S1652	5098.5	275
1386	S1651	5087.5	365
1387	S1650	5076.5	185
1388	S1649	5065.5	275
1389	S1648	5054.5	365
1390	S1647	5043.5	185
1391	S1646	5032.5	275
1392	S1645	5021.5	365
1393	S1644	5010.5	185
1394	S1643	4999.5	275
1395	S1642	4988.5	365
1396	S1641	4977.5	185
1397	S1640	4966.5	275
1398	S1639	4955.5	365
1399	S1638	4944.5	185
1400	S1637	4933.5	275

No.	Name	X	Y
1401	S1636	4922.5	365
1402	S1635	4911.5	185
1403	S1634	4900.5	275
1404	S1633	4889.5	365
1405	S1632	4878.5	185
1406	S1631	4867.5	275
1407	S1630	4856.5	365
1408	S1629	4845.5	185
1409	S1628	4834.5	275
1410	S1627	4823.5	365
1411	S1626	4812.5	185
1412	S1625	4801.5	275
1413	S1624	4790.5	365
1414	S1623	4779.5	185
1415	S1622	4768.5	275
1416	S1621	4757.5	365
1417	S1620	4746.5	185
1418	S1619	4735.5	275
1419	S1618	4724.5	365
1420	S1617	4713.5	185
1421	S1616	4702.5	275
1422	S1615	4691.5	365
1423	S1614	4680.5	185
1424	S1613	4669.5	275
1425	S1612	4658.5	365
1426	S1611	4647.5	185
1427	S1610	4636.5	275
1428	S1609	4625.5	365
1429	S1608	4614.5	185
1430	S1607	4603.5	275
1431	S1606	4592.5	365
1432	S1605	4581.5	185
1433	S1604	4570.5	275
1434	S1603	4559.5	365
1435	S1602	4548.5	185
1436	S1601	4537.5	275
1437	S1600	4526.5	365
1438	S1599	4515.5	185
1439	S1598	4504.5	275
1440	S1597	4493.5	365
1441	S1596	4482.5	185
1442	S1595	4471.5	275
1443	S1594	4460.5	365
1444	S1593	4449.5	185
1445	S1592	4438.5	275
1446	S1591	4427.5	365
1447	S1590	4416.5	185
1448	S1589	4405.5	275
1449	S1588	4394.5	365
1450	S158		

No.	Name	X	Y
1601	S1436	2722.5	275
1602	S1435	2711.5	365
1603	S1434	2700.5	185
1604	S1433	2689.5	275
1605	S1432	2678.5	365
1606	S1431	2667.5	185
1607	S1430	2656.5	275
1608	S1429	2645.5	365
1609	S1428	2634.5	185
1610	S1427	2623.5	275
1611	S1426	2612.5	365
1612	S1425	2601.5	185
1613	S1424	2590.5	275
1614	S1423	2579.5	365
1615	S1422	2568.5	185
1616	S1421	2557.5	275
1617	S1420	2546.5	365
1618	S1419	2535.5	185
1619	S1418	2524.5	275
1620	S1417	2513.5	365
1621	S1416	2502.5	185
1622	S1415	2491.5	275
1623	S1414	2480.5	365
1624	S1413	2469.5	185
1625	S1412	2458.5	275
1626	S1411	2447.5	365
1627	S1410	2436.5	185
1628	S1409	2425.5	275
1629	S1408	2414.5	365
1630	S1407	2403.5	185
1631	S1406	2392.5	275
1632	S1405	2381.5	365
1633	S1404	2370.5	185
1634	S1403	2359.5	275
1635	S1402	2348.5	365
1636	S1401	2337.5	185
1637	S1400	2326.5	275
1638	S1399	2315.5	365
1639	S1398	2304.5	185
1640	S1397	2293.5	275
1641	S1396	2282.5	365
1642	S1395	2271.5	185
1643	S1394	2260.5	275
1644	S1393	2249.5	365
1645	S1392	2238.5	185
1646	S1391	2227.5	275
1647	S1390	2216.5	365
1648	S1389	2205.5	185
1649	S1388	2194.5	275
1650	S1387	2183.5	365
1651	S1386	2172.5	185
1652	S1385	2161.5	275
1653	S1384	2150.5	365
1654	S1383	2139.5	185
1655	S1382	2128.5	275
1656	S1381	2117.5	365
1657	S1380	2106.5	185
1658	S1379	2095.5	275
1659	S1378	2084.5	365
1660	S1377	2073.5	185
1661	S1376	2062.5	275
1662	S1375	2051.5	365
1663	S1374	2040.5	185
1664	S1373	2029.5	275
1665	S1372	2018.5	365
1666	S1371	2007.5	185
1667	S1370	1996.5	275
1668	S1369	1985.5	365
1669	S1368	1974.5	185
1670	S1367	1963.5	275
1671	S1366	1952.5	365
1672	S1365	1941.5	185
1673	S1364	1930.5	275
1674	S1363	1919.5	365
1675	S1362	1908.5	185
1676	S1361	1897.5	275
1677	S1360	1886.5	365
1678	S1359	1875.5	185
1679	S1358	1864.5	275
1680	S1357	1853.5	365
1681	S1356	1842.5	185
1682	S1355	1831.5	275
1683	S1354	1820.5	365
1684	S1353	1809.5	185
1685	S1352	1798.5	275
1686	S1351	1787.5	365
1687	S1350	1776.5	185
1688	S1349	1765.5	275
1689	S1348	1754.5	365
1690	S1347	1743.5	185
1691	S1346	1732.5	275
1692	S1345	1721.5	365
1693	S1344	1710.5	185
1694	S1343	1699.5	275
1695	S1342	1688.5	365
1696	S1341	1677.5	185
1697	S1340	1666.5	275
1698	S1339	1655.5	365
1699	S1338	1644.5	185
1700	S1337	1633.5	275

No.	Name	X	Y
1701	S1336	1622.5	365
1702	S1335	1611.5	185
1703	S1334	1600.5	275
1704	S1333	1589.5	365
1705	S1332	1578.5	185
1706	S1331	1567.5	275
1707	S1330	1556.5	365
1708	S1329	1545.5	185
1709	S1328	1534.5	275
1710	S1327	1523.5	365
1711	S1326	1512.5	185
1712	S1325	1501.5	275
1713	S1324	1490.5	365
1714	S1323	1479.5	185
1715	S1322	1468.5	275
1716	S1321	1457.5	365
1717	S1320	1446.5	185
1718	S1319	1435.5	275
1719	S1318	1424.5	365
1720	S1317	1413.5	185
1721	S1316	1402.5	275
1722	S1315	1391.5	365
1723	S1314	1380.5	185
1724	S1313	1369.5	275
1725	S1312	1358.5	365
1726	S1311	1347.5	185
1727	S1310	1336.5	275
1728	S1309	1325.5	365
1729	S1308	1314.5	185
1730	S1307	1303.5	275
1731	S1306	1292.5	365
1732	S1305	1281.5	185
1733	S1304	1270.5	275
1734	S1303	1259.5	365
1735	S1302	1248.5	185
1736	S1301	1237.5	275
1737	S1300	1226.5	365
1738	S1299	1215.5	185
1739	S1298	1204.5	275
1740	S1297	1193.5	365
1741	S1296	1182.5	185
1742	S1295	1171.5	275
1743	S1294	1160.5	365
1744	S1293	1149.5	185
1745	S1292	1138.5	275
1746	S1291	1127.5	365
1747	S1290	1116.5	185
1748	S1289	1105.5	275
1749	S1288	1094.5	365
1750	S1287	1083.5	185
1751	S1286	1072.5	275
1752	S1285	1061.5	365
1753	S1284	1050.5	185
1754	S1283	1039.5	275
1755	S1282	1028.5	365
1756	S1281	1017.5	185
1757	S1280	1006.5	275
1758	S1279	995.5	365
1759	S1278	984.5	185
1760	S1277	973.5	275
1761	S1276	962.5	365
1762	S1275	951.5	185
1763	S1274	940.5	275
1764	S1273	929.5	365
1765	S1272	918.5	185
1766	S1271	907.5	275
1767	S1270	896.5	365
1768	S1269	885.5	185
1769	S1268	874.5	275
1770	S1267	863.5	365
1771	S1266	852.5	185
1772	S1265	841.5	275
1773	S1264	830.5	365
1774	S1263	819.5	185
1775	S1262	808.5	275
1776	S1261	797.5	365
1777	S1260	786.5	185
1778	S1259	775.5	275
1779	S1258	764.5	365
1780	S1257	753.5	185
1781	S1256	742.5	275
1782	S1255	731.5	365
1783	S1254	720.5	185
1784	S1253	709.5	275
1785	S1252	698.5	365
1786	S1251	687.5	185
1787	S1250	676.5	275
1788	S1249	665.5	365
1789	S1248	654.5	185
1790	S1247	643.5	275
1791	S1246	632.5	365
1792	S1245	621.5	185
1793	S1244	610.5	275
1794	S1243	599.5	365
1795	S1242	588.5	185
1796	S1241	577.5	275
1797	S1240	566.5	365
1798	S1239	555.5	185
1799	S1238	544.5	275
1800	S1237	533.5	365

No.	Name	X	Y
1801	S1236	522.5	185
1802	S1235	511.5	275
1803	S1234	500.5	365
1804	S1233	489.5	185
1805	S1232	478.5	275
1806	S1231	467.5	365
1807	S1230	456.5	185
1808	S1229	445.5	275
1809	S1228	434.5	365
1810	S1227	423.5	185
1811	S1226	412.5	275
1812	S1225	401.5	365
1813	S1224	390.5	185
1814	S1223	379.5	275
1815	S1222	368.5	365
1816	S1221	357.5	185
1817	S1220	346.5	275
1818	S1219	335.5	365
1819	S1218	324.5	185
1820	S1217	313.5	275
1821	S1216	302.5	365
1822	S1215	291.5	185
1823	S1214	280.5	275
1824	S1213	269.5	365
1825	S1212	258.5	185
1826	S1211	247.5	275
1827	S1210	236.5	365
1828	S1209	225.5	185
1829	S1208	214.5	275
1830	S1207	203.5	365
1831	S1206	192.5	185
1832	S1205	181.5	275
1833	S1204	170.5	365
1834	S1203	159.5	185
1835	S1202	148.5	275
1836	S1201	137.5	365
1837	DUMMY29	126.5	185
1838	DUMMY30	115.5	275
1839	DUMMY31	104.5	365
1840	DUMMY32	93.5	185
1841	DUMMY33	82.5	275
1842	DUMMY34	71.5	365
1843	DUMMY35	60.5	185
1844	DUMMY36	49.5	275
1845	DUMMY37	38.5	365
1846	DUMMY38	27.5	185
1847	DUMMY39	16.5	275
1848	DUMMY40	5.5	365
1849	DUMMY41	-5.5	185
1850	DUMMY42	-16.5	275
1851	DUMMY43	-27.5	365
1852	DUMMY44	-38.5	

No.	Name	X	Y
2001	S1060	-1677.5	365
2002	S1059	-1688.5	185
2003	S1058	-1699.5	275
2004	S1057	-1710.5	365
2005	S1056	-1721.5	185
2006	S1055	-1732.5	275
2007	S1054	-1743.5	365
2008	S1053	-1754.5	185
2009	S1052	-1765.5	275
2010	S1051	-1776.5	365
2011	S1050	-1787.5	185
2012	S1049	-1798.5	275
2013	S1048	-1809.5	365
2014	S1047	-1820.5	185
2015	S1046	-1831.5	275
2016	S1045	-1842.5	365
2017	S1044	-1853.5	185
2018	S1043	-1864.5	275
2019	S1042	-1875.5	365
2020	S1041	-1886.5	185
2021	S1040	-1897.5	275
2022	S1039	-1908.5	365
2023	S1038	-1919.5	185
2024	S1037	-1930.5	275
2025	S1036	-1941.5	365
2026	S1035	-1952.5	185
2027	S1034	-1963.5	275
2028	S1033	-1974.5	365
2029	S1032	-1985.5	185
2030	S1031	-1996.5	275
2031	S1030	-2007.5	365
2032	S1029	-2018.5	185
2033	S1028	-2029.5	275
2034	S1027	-2040.5	365
2035	S1026	-2051.5	185
2036	S1025	-2062.5	275
2037	S1024	-2073.5	365
2038	S1023	-2084.5	185
2039	S1022	-2095.5	275
2040	S1021	-2106.5	365
2041	S1020	-2117.5	185
2042	S1019	-2128.5	275
2043	S1018	-2139.5	365
2044	S1017	-2150.5	185
2045	S1016	-2161.5	275
2046	S1015	-2172.5	365
2047	S1014	-2183.5	185
2048	S1013	-2194.5	275
2049	S1012	-2205.5	365
2050	S1011	-2216.5	185
2051	S1010	-2227.5	275
2052	S1009	-2238.5	365
2053	S1008	-2249.5	185
2054	S1007	-2260.5	275
2055	S1006	-2271.5	365
2056	S1005	-2282.5	185
2057	S1004	-2293.5	275
2058	S1003	-2304.5	365
2059	S1002	-2315.5	185
2060	S1001	-2326.5	275
2061	S1000	-2337.5	365
2062	S999	-2348.5	185
2063	S998	-2359.5	275
2064	S997	-2370.5	365
2065	S996	-2381.5	185
2066	S995	-2392.5	275
2067	S994	-2403.5	365
2068	S993	-2414.5	185
2069	S992	-2425.5	275
2070	S991	-2436.5	365
2071	S990	-2447.5	185
2072	S989	-2458.5	275
2073	S988	-2469.5	365
2074	S987	-2480.5	185
2075	S986	-2491.5	275
2076	S985	-2502.5	365
2077	S984	-2513.5	185
2078	S983	-2524.5	275
2079	S982	-2535.5	365
2080	S981	-2546.5	185
2081	S980	-2557.5	275
2082	S979	-2568.5	365
2083	S978	-2579.5	185
2084	S977	-2590.5	275
2085	S976	-2601.5	365
2086	S975	-2612.5	185
2087	S974	-2623.5	275
2088	S973	-2634.5	365
2089	S972	-2645.5	185
2090	S971	-2656.5	275
2091	S970	-2667.5	365
2092	S969	-2678.5	185
2093	S968	-2689.5	275
2094	S967	-2700.5	365
2095	S966	-2711.5	185
2096	S965	-2722.5	275
2097	S964	-2733.5	365
2098	S963	-2744.5	185
2099	S962	-2755.5	275
2100	S961	-2766.5	365

No.	Name	X	Y
2101	S960	-2777.5	185
2102	S959	-2788.5	275
2103	S958	-2799.5	365
2104	S957	-2810.5	185
2105	S956	-2821.5	275
2106	S955	-2832.5	365
2107	S954	-2843.5	185
2108	S953	-2854.5	275
2109	S952	-2865.5	365
2110	S951	-2876.5	185
2111	S950	-2887.5	275
2112	S949	-2898.5	365
2113	S948	-2909.5	185
2114	S947	-2920.5	275
2115	S946	-2931.5	365
2116	S945	-2942.5	185
2117	S944	-2953.5	275
2118	S943	-2964.5	365
2119	S942	-2975.5	185
2120	S941	-2986.5	275
2121	S940	-2997.5	365
2122	S939	-3008.5	185
2123	S938	-3019.5	275
2124	S937	-3030.5	365
2125	S936	-3041.5	185
2126	S935	-3052.5	275
2127	S934	-3063.5	365
2128	S933	-3074.5	185
2129	S932	-3085.5	275
2130	S931	-3096.5	365
2131	S930	-3107.5	185
2132	S929	-3118.5	275
2133	S928	-3129.5	365
2134	S927	-3140.5	185
2135	S926	-3151.5	275
2136	S925	-3162.5	365
2137	S924	-3173.5	185
2138	S923	-3184.5	275
2139	S922	-3195.5	365
2140	S921	-3206.5	185
2141	S920	-3217.5	275
2142	S919	-3228.5	365
2143	S918	-3239.5	185
2144	S917	-3250.5	275
2145	S916	-3261.5	365
2146	S915	-3272.5	185
2147	S914	-3283.5	275
2148	S913	-3294.5	365
2149	S912	-3305.5	185
2150	S911	-3316.5	275
2151	S910	-3327.5	365
2152	S909	-3338.5	185
2153	S908	-3349.5	275
2154	S907	-3360.5	365
2155	S906	-3371.5	185
2156	S905	-3382.5	275
2157	S904	-3393.5	365
2158	S903	-3404.5	185
2159	S902	-3415.5	275
2160	S901	-3426.5	365
2161	S900	-3437.5	185
2162	S899	-3448.5	275
2163	S898	-3459.5	365
2164	S897	-3470.5	185
2165	S896	-3481.5	275
2166	S895	-3492.5	365
2167	S894	-3503.5	185
2168	S893	-3514.5	275
2169	S892	-3525.5	365
2170	S891	-3536.5	185
2171	S890	-3547.5	275
2172	S889	-3558.5	365
2173	S888	-3569.5	185
2174	S887	-3580.5	275
2175	S886	-3591.5	365
2176	S885	-3602.5	185
2177	S884	-3613.5	275
2178	S883	-3624.5	365
2179	S882	-3635.5	185
2180	S881	-3646.5	275
2181	S880	-3657.5	365
2182	S879	-3668.5	185
2183	S878	-3679.5	275
2184	S877	-3690.5	365
2185	S876	-3701.5	185
2186	S875	-3712.5	275
2187	S874	-3723.5	365
2188	S873	-3734.5	185
2189	S872	-3745.5	275
2190	S871	-3756.5	365
2191	S870	-3767.5	185
2192	S869	-3778.5	275
2193	S868	-3789.5	365
2194	S867	-3800.5	185
2195	S866	-3811.5	275
2196	S865	-3822.5	365
2197	S864	-3833.5	185
2198	S863	-3844.5	275
2199	S862	-3855.5	365
2200	S861	-3866.5	185

No.	Name	X	Y
2201	S860	-3877.5	275
2202	S859	-3888.5	365
2203	S858	-3899.5	185
2204	S857	-3910.5	275
2205	S856	-3921.5	365
2206	S855	-3932.5	185
2207	S854	-3943.5	275
2208	S853	-3954.5	365
2209	S852	-3965.5	185
2210	S851	-3976.5	275
2211	S850	-3987.5	365
2212	S849	-3998.5	185
2213	S848	-4009.5	275
2214	S847	-4020.5	365
2215	S846	-4031.5	185
2216	S845	-4042.5	275
2217	S844	-4053.5	365
2218	S843	-4064.5	185
2219	S842	-4075.5	275
2220	S841	-4086.5	365
2221	S840	-4097.5	185
2222	S839	-4108.5	275
2223	S838	-4119.5	365
2224	S837	-4130.5	185
2225	S836	-4141.5	275
2226	S835	-4152.5	365
2227	S834	-4163.5	185
2228	S833	-4174.5	275
2229	S832	-4185.5	365
2230	S831	-4196.5	185
2231	S830	-4207.5	275
2232	S829	-4218.5	365
2233	S828	-4229.5	185
2234	S827	-4240.5	275
2235	S826	-4251.5	365
2236	S825	-4262.5	185
2237	S824	-4273.5	275
2238	S823	-4284.5	365
2239	S822	-4295.5	185
2240	S821	-4306.5	275
2241	S820	-4317.5	365
2242	S819	-4328.5	185
2243	S818	-4339.5	275
2244	S817	-4350.5	365
2245	S816	-4361.5	185
2246	S815	-4372.5	275
2247	S814	-4383.5	365
2248	S813	-4394.5	185
2249	S812	-4405.5	275
2250	S811	-4416.5	365
2251	S810	-4427.5	185
2252	S809	-4438.5	275
2253	S808	-4449.5	365
2254	S807	-4460.	

No.	Name	X	Y
2401	S660	-6077.5	185
2402	S659	-6088.5	275
2403	S658	-6099.5	365
2404	S657	-6110.5	185
2405	S656	-6121.5	275
2406	S655	-6132.5	365
2407	S654	-6143.5	185
2408	S653	-6154.5	275
2409	S652	-6165.5	365
2410	S651	-6176.5	185
2411	S650	-6187.5	275
2412	S649	-6198.5	365
2413	S648	-6209.5	185
2414	S647	-6220.5	275
2415	S646	-6231.5	365
2416	S645	-6242.5	185
2417	S644	-6253.5	275
2418	S643	-6264.5	365
2419	S642	-6275.5	185
2420	S641	-6286.5	275
2421	S640	-6297.5	365
2422	S639	-6308.5	185
2423	S638	-6319.5	275
2424	S637	-6330.5	365
2425	S636	-6341.5	185
2426	S635	-6352.5	275
2427	S634	-6363.5	365
2428	S633	-6374.5	185
2429	S632	-6385.5	275
2430	S631	-6396.5	365
2431	S630	-6407.5	185
2432	S629	-6418.5	275
2433	S628	-6429.5	365
2434	S627	-6440.5	185
2435	S626	-6451.5	275
2436	S625	-6462.5	365
2437	S624	-6473.5	185
2438	S623	-6484.5	275
2439	S622	-6495.5	365
2440	S621	-6506.5	185
2441	S620	-6517.5	275
2442	S619	-6528.5	365
2443	S618	-6539.5	185
2444	S617	-6550.5	275
2445	S616	-6561.5	365
2446	S615	-6572.5	185
2447	S614	-6583.5	275
2448	S613	-6594.5	365
2449	S612	-6605.5	185
2450	S611	-6616.5	275
2451	S610	-6627.5	365
2452	S609	-6638.5	185
2453	S608	-6649.5	275
2454	S607	-6660.5	365
2455	S606	-6671.5	185
2456	S605	-6682.5	275
2457	S604	-6693.5	365
2458	S603	-6704.5	185
2459	S602	-6715.5	275
2460	S601	-6726.5	365
2461	DUMMY53	-6737.5	185
2462	DUMMY54	-6748.5	275
2463	DUMMY55	-6759.5	365
2464	DUMMY56	-6770.5	185
2465	DUMMY57	-6781.5	275
2466	DUMMY58	-6792.5	365
2467	DUMMY59	-6803.5	185
2468	DUMMY60	-6814.5	275
2469	DUMMY61	-6825.5	365
2470	DUMMY62	-6836.5	185
2471	DUMMY63	-6847.5	275
2472	DUMMY64	-6858.5	365
2473	DUMMY65	-6869.5	185
2474	DUMMY66	-6880.5	275
2475	DUMMY67	-6891.5	365
2476	DUMMY68	-6902.5	185
2477	DUMMY69	-6913.5	275
2478	DUMMY70	-6924.5	365
2479	S600	-6935.5	185
2480	S599	-6946.5	275
2481	S598	-6957.5	365
2482	S597	-6968.5	185
2483	S596	-6979.5	275
2484	S595	-6990.5	365
2485	S594	-7001.5	185
2486	S593	-7012.5	275
2487	S592	-7023.5	365
2488	S591	-7034.5	185
2489	S590	-7045.5	275
2490	S589	-7056.5	365
2491	S588	-7067.5	185
2492	S587	-7078.5	275
2493	S586	-7089.5	365
2494	S585	-7100.5	185
2495	S584	-7111.5	275
2496	S583	-7122.5	365
2497	S582	-7133.5	185
2498	S581	-7144.5	275
2499	S580	-7155.5	365
2500	S579	-7166.5	185

No.	Name	X	Y
2501	S578	-7177.5	275
2502	S577	-7188.5	365
2503	S576	-7199.5	185
2504	S575	-7210.5	275
2505	S574	-7221.5	365
2506	S573	-7232.5	185
2507	S572	-7243.5	275
2508	S571	-7254.5	365
2509	S570	-7265.5	185
2510	S569	-7276.5	275
2511	S568	-7287.5	365
2512	S567	-7298.5	185
2513	S566	-7309.5	275
2514	S565	-7320.5	365
2515	S564	-7331.5	185
2516	S563	-7342.5	275
2517	S562	-7353.5	365
2518	S561	-7364.5	185
2519	S560	-7375.5	275
2520	S559	-7386.5	365
2521	S558	-7397.5	185
2522	S557	-7408.5	275
2523	S556	-7419.5	365
2524	S555	-7430.5	185
2525	S554	-7441.5	275
2526	S553	-7452.5	365
2527	S552	-7463.5	185
2528	S551	-7474.5	275
2529	S550	-7485.5	365
2530	S549	-7496.5	185
2531	S548	-7507.5	275
2532	S547	-7518.5	365
2533	S546	-7529.5	185
2534	S545	-7540.5	275
2535	S544	-7551.5	365
2536	S543	-7562.5	185
2537	S542	-7573.5	275
2538	S541	-7584.5	365
2539	S540	-7595.5	185
2540	S539	-7606.5	275
2541	S538	-7617.5	365
2542	S537	-7628.5	185
2543	S536	-7639.5	275
2544	S535	-7650.5	365
2545	S534	-7661.5	185
2546	S533	-7672.5	275
2547	S532	-7683.5	365
2548	S531	-7694.5	185
2549	S530	-7705.5	275
2550	S529	-7716.5	365
2551	S528	-7727.5	185
2552	S527	-7738.5	275
2553	S526	-7749.5	365
2554	S525	-7760.5	185
2555	S524	-7771.5	275
2556	S523	-7782.5	365
2557	S522	-7793.5	185
2558	S521	-7804.5	275
2559	S520	-7815.5	365
2560	S519	-7826.5	185
2561	S518	-7837.5	275
2562	S517	-7848.5	365
2563	S516	-7859.5	185
2564	S515	-7870.5	275
2565	S514	-7881.5	365
2566	S513	-7892.5	185
2567	S512	-7903.5	275
2568	S511	-7914.5	365
2569	S510	-7925.5	185
2570	S509	-7936.5	275
2571	S508	-7947.5	365
2572	S507	-7958.5	185
2573	S506	-7969.5	275
2574	S505	-7980.5	365
2575	S504	-7991.5	185
2576	S503	-8002.5	275
2577	S502	-8013.5	365
2578	S501	-8024.5	185
2579	S500	-8035.5	275
2580	S499	-8046.5	365
2581	S498	-8057.5	185
2582	S497	-8068.5	275
2583	S496	-8079.5	365
2584	S495	-8090.5	185
2585	S494	-8101.5	275
2586	S493	-8112.5	365
2587	S492	-8123.5	185
2588	S491	-8134.5	275
2589	S490	-8145.5	365
2590	S489	-8156.5	185
2591	S488	-8167.5	275
2592	S487	-8178.5	365
2593	S486	-8189.5	185
2594	S485	-8200.5	275
2595	S484	-8211.5	365
2596	S483	-8222.5	185
2597	S482	-8233.5	275
2598	S481	-8244.5	365
2599	S480	-8255.5	185
2600	S479	-8266.5	275

No.	Name	X	Y
2601	S478	-8277.5	365
2602	S477	-8288.5	185
2603	S476	-8299.5	275
2604	S475	-8310.5	365
2605	S474	-8321.5	185
2606	S473	-8332.5	275
2607	S472	-8343.5	365
2608	S471	-8354.5	185
2609	S470	-8365.5	275
2610	S469	-8376.5	365
2611	S468	-8387.5	185
2612	S467	-8398.5	275
2613	S466	-8409.5	365
2614	S465	-8420.5	185
2615	S464	-8431.5	275
2616	S463	-8442.5	365
2617	S462	-8453.5	185
2618	S461	-8464.5	275
2619	S460	-8475.5	365
2620	S459	-8486.5	185
2621	S458	-8497.5	275
2622	S457	-8508.5	365
2623	S456	-8519.5	185
2624	S455	-8530.5	275
2625	S454	-8541.5	365
2626	S453	-8552.5	185
2627	S452	-8563.5	275
2628	S451	-8574.5	365
2629	S450	-8585.5	185
2630	S449	-8596.5	275
2631	S448	-8607.5	365
2632	S447	-8618.5	185
2633	S446	-8629.5	275
2634	S445	-8640.5	365
2635	S444	-8651.5	185
2636	S443	-8662.5	275
2637	S442	-8673.5	365
2638	S441	-8684.5	185
2639	S440	-8695.5	275
2640	S439	-8706.5	365
2641	S438	-8717.5	185
2642	S437	-8728.5	275
2643	S436	-8739.5	365
2644	S435	-8750.5	185
2645	S434	-8761.5	275
2646	S433	-8772.5	365
2647	S432	-8783.5	185
2648	S431	-8794.5	275
2649	S430	-8805.5	365
2650	S429	-8816.5	185
2651	S428	-8827.5	275
2652	S427	-8838.5	365
2653	S426	-8849.5	185
2654	S425	-8860.5	275
2655	S424	-8871.5	365
2656			

No.	Name	X	Y
2801	S278	-10477.5	275
2802	S277	-10488.5	365
2803	S276	-10499.5	185
2804	S275	-10510.5	275
2805	S274	-10521.5	365
2806	S273	-10532.5	185
2807	S272	-10543.5	275
2808	S271	-10554.5	365
2809	S270	-10565.5	185
2810	S269	-10576.5	275
2811	S268	-10587.5	365
2812	S267	-10598.5	185
2813	S266	-10609.5	275
2814	S265	-10620.5	365
2815	S264	-10631.5	185
2816	S263	-10642.5	275
2817	S262	-10653.5	365
2818	S261	-10664.5	185
2819	S260	-10675.5	275
2820	S259	-10686.5	365
2821	S258	-10697.5	185
2822	S257	-10708.5	275
2823	S256	-10719.5	365
2824	S255	-10730.5	185
2825	S254	-10741.5	275
2826	S253	-10752.5	365
2827	S252	-10763.5	185
2828	S251	-10774.5	275
2829	S250	-10785.5	365
2830	S249	-10796.5	185
2831	S248	-10807.5	275
2832	S247	-10818.5	365
2833	S246	-10829.5	185
2834	S245	-10840.5	275
2835	S244	-10851.5	365
2836	S243	-10862.5	185
2837	S242	-10873.5	275
2838	S241	-10884.5	365
2839	S240	-10895.5	185
2840	S239	-10906.5	275
2841	S238	-10917.5	365
2842	S237	-10928.5	185
2843	S236	-10939.5	275
2844	S235	-10950.5	365
2845	S234	-10961.5	185
2846	S233	-10972.5	275
2847	S232	-10983.5	365
2848	S231	-10994.5	185
2849	S230	-11005.5	275
2850	S229	-11016.5	365
2851	S228	-11027.5	185
2852	S227	-11038.5	275
2853	S226	-11049.5	365
2854	S225	-11060.5	185
2855	S224	-11071.5	275
2856	S223	-11082.5	365
2857	S222	-11093.5	185
2858	S221	-11104.5	275
2859	S220	-11115.5	365
2860	S219	-11126.5	185
2861	S218	-11137.5	275
2862	S217	-11148.5	365
2863	S216	-11159.5	185
2864	S215	-11170.5	275
2865	S214	-11181.5	365
2866	S213	-11192.5	185
2867	S212	-11203.5	275
2868	S211	-11214.5	365
2869	S210	-11225.5	185
2870	S209	-11236.5	275
2871	S208	-11247.5	365
2872	S207	-11258.5	185
2873	S206	-11269.5	275
2874	S205	-11280.5	365
2875	S204	-11291.5	185
2876	S203	-11302.5	275
2877	S202	-11313.5	365
2878	S201	-11324.5	185
2879	S200	-11335.5	275
2880	S199	-11346.5	365
2881	S198	-11357.5	185
2882	S197	-11368.5	275
2883	S196	-11379.5	365
2884	S195	-11390.5	185
2885	S194	-11401.5	275
2886	S193	-11412.5	365
2887	S192	-11423.5	185
2888	S191	-11434.5	275
2889	S190	-11445.5	365
2890	S189	-11456.5	185
2891	S188	-11467.5	275
2892	S187	-11478.5	365
2893	S186	-11489.5	185
2894	S185	-11500.5	275
2895	S184	-11511.5	365
2896	S183	-11522.5	185
2897	S182	-11533.5	275
2898	S181	-11544.5	365
2899	S180	-11555.5	185
2900	S179	-11566.5	275

No.	Name	X	Y
2901	S178	-11577.5	365
2902	S177	-11588.5	185
2903	S176	-11599.5	275
2904	S175	-11610.5	365
2905	S174	-11621.5	185
2906	S173	-11632.5	275
2907	S172	-11643.5	365
2908	S171	-11654.5	185
2909	S170	-11665.5	275
2910	S169	-11676.5	365
2911	S168	-11687.5	185
2912	S167	-11698.5	275
2913	S166	-11709.5	365
2914	S165	-11720.5	185
2915	S164	-11731.5	275
2916	S163	-11742.5	365
2917	S162	-11753.5	185
2918	S161	-11764.5	275
2919	S160	-11775.5	365
2920	S159	-11786.5	185
2921	S158	-11797.5	275
2922	S157	-11808.5	365
2923	S156	-11819.5	185
2924	S155	-11830.5	275
2925	S154	-11841.5	365
2926	S153	-11852.5	185
2927	S152	-11863.5	275
2928	S151	-11874.5	365
2929	S150	-11885.5	185
2930	S149	-11896.5	275
2931	S148	-11907.5	365
2932	S147	-11918.5	185
2933	S146	-11929.5	275
2934	S145	-11940.5	365
2935	S144	-11951.5	185
2936	S143	-11962.5	275
2937	S142	-11973.5	365
2938	S141	-11984.5	185
2939	S140	-11995.5	275
2940	S139	-12006.5	365
2941	S138	-12017.5	185
2942	S137	-12028.5	275
2943	S136	-12039.5	365
2944	S135	-12050.5	185
2945	S134	-12061.5	275
2946	S133	-12072.5	365
2947	S132	-12083.5	185
2948	S131	-12094.5	275
2949	S130	-12105.5	365
2950	S129	-12116.5	185
2951	S128	-12127.5	275
2952	S127	-12138.5	365
2953	S126	-12149.5	185
2954	S125	-12160.5	275
2955	S124	-12171.5	365
2956	S123	-12182.5	185
2957	S122	-12193.5	275
2958	S121	-12204.5	365
2959	S120	-12215.5	185
2960	S119	-12226.5	275
2961	S118	-12237.5	365
2962	S117	-12248.5	185
2963	S116	-12259.5	275
2964	S115	-12270.5	365
2965	S114	-12281.5	185
2966	S113	-12292.5	275
2967	S112	-12303.5	365
2968	S111	-12314.5	185
2969	S110	-12325.5	275
2970	S109	-12336.5	365
2971	S108	-12347.5	185
2972	S107	-12358.5	275
2973	S106	-12369.5	365
2974	S105	-12380.5	185
2975	S104	-12391.5	275
2976	S103	-12402.5	365
2977	S102	-12413.5	185
2978	S101	-12424.5	275
2979	S100	-12435.5	365
2980	S99	-12446.5	185
2981	S98	-12457.5	275
2982	S97	-12468.5	365
2983	S96	-12479.5	185
2984	S95	-12490.5	275
2985	S94	-12501.5	365
2986	S93	-12512.5	185
2987	S92	-12523.5	275
2988	S91	-12534.5	365
2989	S90	-12545.5	185
2990	S89	-12556.5	275
2991	S88	-12567.5	365
2992	S87	-12578.5	185
2993	S86	-12589.5	275
2994	S85	-12600.5	365
2995	S84	-12611.5	185
2996	S83	-12622.5	275
2997	S82	-12633.5	365
2998	S81	-12644.5	185
2999	S80	-12655.5	275
3000	S79	-12666.5	365

No.	Name	X	Y
3001	S78	-12677.5	185
3002	S77	-12688.5	275
3003	S76	-12699.5	365
3004	S75	-12710.5	185
3005	S74	-12721.5	275
3006	S73	-12732.5	365
3007	S72	-12743.5	185
3008	S71	-12754.5	275
3009	S70	-12765.5	365
3010	S69	-12776.5	185
3011	S68	-12787.5	275
3012	S67	-12798.5	365
3013	S66	-12809.5	185
3014	S65	-12820.5	275
3015	S64	-12831.5	365
3016	S63	-12842.5	185
3017	S62	-12853.5	275
3018	S61	-12864.5	365
3019	S60	-12875.5	185
3020	S59	-12886.5	275
3021	S58	-12897.5	365
3022	S57	-12908.5	185
3023	S56	-12919.5	275
3024	S55	-12930.5	365
3025	S54	-12941.5	185
3026	S53	-12952.5	275
3027	S52	-12963.5	365
3028	S51	-12974.5	185
3029	S50	-12985.5	275
3030	S49	-12996.5	365
3031	S48	-13007.5	185
3032	S47	-13018.5	275
3033	S46	-13029.5	365
3034	S45	-13040.5	185
3035	S44	-13051.5	275
3036	S43	-13062.5	365
3037	S42	-13073.5	185
3038	S41	-13084.5	275
3039	S40	-13095.5	365
3040	S39	-13106.5	185
3041	S38	-13117.5	275
3042	S37	-13128.5	365
3043	S36	-13139.5	185
3044	S35	-13150.5	275
3045	S34	-13161.5	365
3046	S33	-13172.5	185
3047	S32	-13183.5	275
3048	S31	-13194.5	365
3049	S30	-13205.5	185
3050	S29	-13216.5	275
3051	S28	-13227.5	365
3052			

4. System Interface

4.1. DSI System Interface

4.1.1. General Description

The pad mapping of MIPI DSI interface is set by IM[2:0] pin, LANSEL pins and MIPI_LANE_SEL register(as below table).

Table 2: DSI Interface Lane Mode Selection

External Pad Set				Register	Configuration of MIPI Lane				
LANSEL	IM2	IM1	IM0	Page4_R00h MIPI_LANE_SEL	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin
0	0	0	0	1	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N
0	0	0	1	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P
0	0	1	0	1	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N
0	0	1	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P
0	1	0	0	1	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N
0	1	0	1	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P
0	1	1	0	1	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N
0	1	1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P
1	0	0	0	1	-	-	CLKP/N	D1P/N	D0P/N
1	0	0	1	1	-	-	CLKN/P	D1N/P	D0N/P
1	0	1	0	1	D0P/N	D1P/N	CLKP/N	-	-
1	0	1	1	1	D0N/P	D1N/P	CLKN/P	-	-
1	1	0	0	1	-	D0P/N	CLKP/N	D1P/N	-
1	1	1	0	1	-	D1P/N	CLKP/N	D0P/N	-
1	1	1	1	1	-	D1N/P	CLKN/P	D0N/P	-
0	0	0	0	0	-	D2P/N	CLKP/N	D1P/N	D0P/N
0	0	0	1	0	-	D2N/P	CLKN/P	D1N/P	D0N/P
0	0	1	0	0	D0P/N	D1P/N	CLKP/N	D2P/N	-
0	0	1	1	0	D0N/P	D1N/P	CLKN/P	D2N/P	-
0	1	0	0	0	-	D0P/N	CLKP/N	D1P/N	D2P/N
0	1	0	1	0	-	D0N/P	CLKN/P	D1N/P	D2N/P
0	1	1	0	0	D2P/N	D1P/N	CLKP/N	D0P/N	-
0	1	1	1	0	D2N/P	D1N/P	CLKN/P	D0N/P	-
Others				Reserved					




Figure 2: DSI System Interface Diagram

The communication is separated into two different levels between the MCU and the display module:

- ❖ Low level communication is done on the interface level.
- ❖ High level communication is done on the packet level.

4.1.2. Interface Level Communication

4.1.2.1. General

The display module uses data and clock lane differential pairs for DSI (DSI-2M). Both differential lane pairs can be driven to Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in the single ended mode, a differential receiver is disable (a termination resistor of the receiver is disable), and it can be driven into a low power mode.

High Speed mode means that differential pairs (the termination resistor of the receiver is enable) are not used in the single ended mode.

Different modes and protocols are used in each mode when transferring information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Table 3: High Speed and Low-Power Lane Pair State Codes

Lane Pair State Code	Line DC Voltage Levels		High Speed (HS)	Low Power		
	DATA_P	DATA_N		Burst Mode	Control Mode	Escape Mode
HS-0	Low (HS)	High (HS)	Differential – 0	Note 1	Note1	
HS-1	High (HS)	Low (HS)	Differential – 1	Note 1	Note 1	
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space	
LP-01	Low (LP)	High (LP)	Not Defined	HS – Request	Mark - 0	
LP-10	High (LP)	Low (LP)	Not Defined	LP - Request	Mark - 1	
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2	

Notes:

1. Low-Power Receivers (LP-Rx) of the lane pair will check the LP-00 state code when the Lane Pair is in the High Speed (HS) mode.
2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes the LP-11 state code, then the lane pair will return to LP-11 of the Control Mode.
3. n = 0, 1, 2 and 3 (D1P/N, D2 P/N and D3 P/N lanes only for HS-0 and HS-1)

4.1.2.2. DSI CLK Lanes

CLKP/N lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra-Low Power Mode (ULPM) and High Speed Clock Mode (HSCM). Clock lane are in the single ended mode (LP = Low Power) when entering or leaving Low Power Mode (LPM) or Ultra-Low Power Mode (ULPM). Clock lane is in the single ended mode (LP = Low Power) when entering in or leaving High Speed Clock Mode (HSCM). These entering and leaving protocols use Clock lane in the single ended mode to generate an entering or leaving sequence. The principal flow chart of the different Clock lane power modes is illustrated below.




Figure 3: Clock lane Power Modes

4.1.2.2.1. Low Power Mode (LPM)

CLKP/N lanes can be driven to the Low Power Mode (LPM), when CLKP/N lanes enter LP-11 State Code, in three different ways:

- 1) After SW Reset, HW Reset or Power On Sequence => LP-11
- 2) After CLKP/N lanes leave Ultra-Low Power Mode (ULPM, LP-00 State Code) => LP-10 => LP-11 (LPM).

This sequence is illustrated below.




Figure 4: From ULPM to LPM

3) After CLKP/N lanes leave High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code) => HS-0=> LP-11 (LPM).

This sequence is illustrated below.




Figure 5: From High Speed Clock Mode (HSCM) to LPM

The changes of all the three modes are illustrated in the flow chart below.




Figure 6: All Three Mode Changes to LPM

4.1.2.2. Ultra-Low Power Mode (ULPM)

CLKP/N lanes can be driven to the Ultra-Low power Mode (ULPM) when CLK lanes enter the LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) => LP-10 => LP-00 (ULPM). This sequence is illustrated below.




Figure 7: From LPM to ULPM

The mode change is also illustrated below.




Figure 8: Mode Change from LPM to ULPm

4.1.2.2.3. High-Speed Clock Mode (HSCM)

CLKP/N lanes can be driven to the High Speed Clock Mode (HSCM) when CLK lanes start to function between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) => LP-01 => LP-00 => HS-0 => HS-0/1 (HSCM). This sequence is illustrated below.




Figure 9: From LPM to HSCM

The mode change is also illustrated below.




Figure 10: Mode Change from LPM to HSCM

The high speed clock (CLKP/N) starts before high speed data is sent via data lanes. The high speed clock continues clocking after the high speed data sending is stopped.

The burst of the high speed clock consists of:

- Even number of transitions
- Start state is HS-0
- End state is HS-0




Figure 11: High Speed Clock Burst

Notes:

1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

4.1.2.3. DSI Data Lanes

4.1.2.3.1. General

D3P/N, D2P/N, D1P/N and D0P/N Data Lanes can be driven into different modes:

- Escape Mode (Only D0P/N data lane is used)
- High-Speed Data Transmission (all data lanes are used)
- Bus Turnaround Request (Only D0P/N data lane are used)

These modes and their entering codes are defined in the following table.

Table 4: Entering and Leaving Sequences

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode ¹	LP-11 → LP-10 → LP-00 → LP-01 → LP-00	LP-00 → LP-10 → LP-11 (Mark-1)
High-Speed Data Transmission ²	LP-11 → LP-01 → LP-00 → HS-0	(HS-0 or HS-1) → LP-11
Bus Turnaround Request ³	LP-11 → LP-10 → LP-00 → LP-10 → LP-00	Hi-Z

4.1.2.3.2. Escape Modes

D0P/N data lanes can be used in different Escape Modes when data lanes are in the Low Power (LP) mode. These Escape Modes are used to:

- ◆ Send “Low-Power Data Transmission” (LPDT) from the MCU to the display module,
- ◆ Drive data lanes to “Ultra-Low Power State” (ULPS),
- ◆ Indicate “Remote Application Reset” (RAR), which can reset the display module,
- ◆ Indicate “Acknowledge” (ACK), which is used to transmit a non-error event from the display module to the MCU.

The basic sequence of the Escape Mode is as follows:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Escape Command (EC), which is coded, when one of the data lanes changes from low-to-high-to-low then this changed data lane presents the value of the current data bit (D0P = 1, D0N= 0). When DSI-D0 changes from low-to-high-to-low, the receiver will latch a data bit, which value is logical 0. The receiver will use this low-to-high-to-low transition as its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 => LP-10 => LP-11
- End: LP-11

This basic construction is illustrated below:




Figure 12 General Escape Mode Sequence

A total of eight Escape Commands (EC) are divided into two types: Mode and Trigger, as shown in Table 5: Escape Commands.

An example of the Mode type Escape Command is 'Ultra-Low Power Mode', where the MCU instructs the display module to enter its Ultra-Low Power Mode.

Escape commands are defined in the following table.

Table 5: Escape Commands

Escape command	Command Type Mode/Trigger	Entry command Pattern (First Bit → Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 b	-	X
Ultra-Low Power Mode	Mode	0001 1110 b	X	X
Undefined-1, ^{Note 1}	Mode	1001 1111 b	-	-
Undefined-2, ^{Note 1}	Mode	1101 1110 b	-	-
Remote Application Reset	Trigger	0110 0010 b	-	X
Acknowledge	Trigger	0010 0001 b	-	X
Unknown-5, ^{Note 1}	Trigger	1010 0000 b	-	-

Notes:

1. This Escape command support is not implemented on the display module.
2. n = 1
3. x = Supported
4. - = Not Supported

4.1.2.3.2.1. Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in the Low-Power Data Transmission (LPDT) mode when data lanes enter the Escape Mode and Low-Power Data Transmission (LPDT) command is sent to the display module. The display module also uses the same sequence when it sends data to the MCU. The Low Power Data Transmission (LPDT) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Low-Power Data Transmission (LPDT) command in the Escape Mode: 1110 0001 (first to last bit)
- Load (Data):
 - ◊ One or more bytes (one byte = 8 bit)
 - ◊ Data lanes are in pause mode when data lanes are stopped (both lanes are low) between bytes
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 13: Low-Power Data Transmission (LPDT)

Note: Load (Data) presents that the first bit is the logical 1 in this example.




Figure 14: Pause (Example)

4.1.2.3.2.2. Ultra-Low Power State (ULPS)

The MCU can force data lanes get into the Ultra-Low Power State (ULPS) mode when data lanes enter the Escape Mode. The Ultra-Low Power State (ULPS) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Ultra-Low Power State (ULPS) command in the Escape Mode: 0001 1110 (first to last bit)
- Ultra-Low Power State (ULPS) when the MCU keeps data lanes low
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11 (Next command must wait 100us after data lanes leave ULPS)

This sequence is illustrated for reference purposes below:




Figure 15: Ultra-Low Power State (ULPS)

4.1.2.3.2.3. Remote Application Reset (RAR)

The MCU can inform the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes enter the Escape Mode. The Remote Application Reset (RAR) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (first to last bit)
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 16: Remote Application Reset (RAR)

4.1.2.3.2.4. Acknowledge (ACK)

The display module can inform the MCU an error is not recognized by Acknowledge (ACK). The display module sends the Acknowledge (ACK) with the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Acknowledge (ACK) command in the Escape Mode: 0010 0001 (first to last bit)
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 17: Acknowledge (ACK)

4.1.2.3.3. High-Speed Data Transmission (HSDT)

4.1.2.3.3.1. Entering High-Speed Data Transmission (TSOT of HSDT)

The display module enters High-Speed Data Transmission (HSDT) when Clock lane CLKP/N have already entered the High-Speed Clock Mode (HSCM) by the MCU. See more information in the section “4.1.2.2.3 High-Speed Clock Mode (HSCM)”.

Data lanes D3P/N, D2P/N, D1P/N and D0P/N of the display module enter the High-Speed Data Transmission (TSOT of HSDT) as follows:

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) – Ready to receive High-Speed Data Load

The sequence of entering High-Speed Data Transmission (TSOT of HSDT) is illustrated below:




Figure 18: Entering High-Speed Data Transmission (Tsot of HSDT)

4.1.2.3.3.2. Leaving High-Speed Data Transmission (TEOT of HSDT)

The display module leaves the High-Speed Data Transmission (TEOT of HSDT) when Clock lane DSICLK+/- are in the High-Speed Clock Mode (HSCM) by the MCU, and this HSCM is kept until data lanes D3P/N, D2P/N, D1P/N and D0P/N are in the LP-11 mode. See more information in the section “4.1.2.2.3 High-Speed Clock Mode (HSCM)”. Data lanes D3P/N, D2P/N, D1P/N and D0P/N of the display module leave the High-Speed Data Transmission (TEOT of HSDT) as follows:

- Start: High-Speed Data Transmission (HSDT)
- Stops High-Speed Data Transmission
 - ◊ MCU changes to HS-1, if the last load bit is HS-0
 - ◊ MCU changes to HS-0, if the last load bit is HS-1
- End: LP-11 (Rx: Lane Termination Disable)

The sequence of leaving High-Speed Data Transmission (TEOT of HSDT) is illustrated below:




Figure 19: Leaving High-Speed Data Transmission (TEOT of HSDT)

Notes:

1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

4.1.2.3.3.3. Burst of the High-Speed Data Transmission (HSDT)

The burst of the “High-Speed Data Transmission” (HSDT) can consist of one or several data packet(s). These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined in the section “4.1.3.1 Short Packet (SPa) and Long Packet (LPa) Structures”. These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.




Figure 20: Single Packet in High-Speed Data Transmissions

The multiple packets in High-Speed Data Transmission are illustrated for reference purposes below:




Figure 21: Multiple Packets in High-Speed Data Transmission – Examples

Table 6: Abbreviations

Abbreviation	Explanation
EOT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Both of Data lanes are '1's (Stop Mode)
SPa	Short Packet
SOT	Start of the Transmission

Byte orders of the sent packet in High-Speed Data Transmission (HSDT) are as follows.




Figure 22: Number of Bytes, N, transmitted is an integer multiple of the number of lanes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.




Figure 23: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 1)




Figure 24: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 2)




Figure 25: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 3)




Figure 26: Continuous Multiple Packets in HSDT when Number of Bytes is Equal on Data Lanes at the End of the Packet




Figure 27: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 1)




Figure 28: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 2)




Figure 29: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 3)

4.1.2.3.4. Bus Turnaround (BTA)

The MCU or display module, which controls D0P/N Data Lanes, can start a bus turnaround procedure when it requires information from a receiver, which can be the MCU or display module.

The MCU and display module use the same sequence when this bus turnaround procedure is used. The sequence, when the MCU wants to do the bus turnaround procedure to the display module, is described for reference purposes as follows:

- Start (MCU): LP-11
- Turnaround Request (MCU): LP-11 => LP-10 => LP-00 => LP-10 => LP-00
- The MCU waits until the display module starts to control D0P/N data lanes and the MCU stops to control D0P/N data lanes (= High-Z)
- The display module changes to the stop mode: LP-00 => LP-10 => LP-11

The bus turnaround procedure (from the MCU to the display module) is illustrated below:




Figure 30: Bus Turnaround Procedure

MCU and display module terms can be switched in Figure 30 if the Bus Turnaround (BTA) is from the display module to the MCU.

4.1.3. Packet Level Communication

4.1.3.1. Short Packet (SPa) and Long Packet (LPa) Structures

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes. The lengths of the packets are:

- ❖ Short Packet (SPa): 4 bytes
- ❖ Long Packet (LPa): 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).




Figure 31: Short Packet (SPa) Structure




Figure 32: Long Packet (LPa) Structure

Notes:

1. Figure 31 and Figure 32 present a single packet sending (= Includes LP-11, SoT and EoT for each packet sending).
2. The other possibility is that SoT, EoT and LP-11 are not needed between packets if packets are sent in multiple packet format, e.g.
 - LP-11 => SoT => SPa => LPa => SPa => SPa => EoT => LP-11
 - LP-11 => SoT => SPa => SPa => SPa => EoT => LP-11
 - LP-11 => SoT => LPa => LPa => LPa => EoT => LP-11

4.1.3.1.1. Bit Order of the Byte on Packets

The bit order of the byte, what is used in packets, is that the Least Significant Bit (LSB) of the byte is sent first, and the Most Significant Bit (MSB) is sent last. The order is illustrated for reference purposes below.




Figure 33: Bit Order of the Byte on Packets

4.1.3.1.2. Byte Order of the Multiple Byte Information on Packets

Byte order of the multiple bytes information, what is used in packets, is that the Least Significant (LS) Byte of the information is sent first and the Most Significant (MS) Byte is sent last. For example, Word Count (WC) consists of 2 bytes (= 16 bits); while the LS byte is sent first and the MS byte is sent last. The order is illustrated for reference purposes below.




Figure 34: Byte Order of the Multiple Byte Information on Packets

4.1.3.1.3. Packet Header (PH)

The packet header always consists of 4 bytes. The content of these 4 bytes are different for Short Packet (SPa) and Long Packet (LPa).

Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identify that this is a Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)




Figure 35: Packet Header (PH) in a Short Packet (SPa)

Long Packet (LPa):

- 1st byte: Data Identification (DI) => Identify that this is a Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)




Figure 36: Packet Header (PH) in a Long Packet (LPa)

4.1.3.1.3.1. Data Identification (DI)

Data Identification (DI) is a part of the Packet Header (PH), and it consists of 2 parts:

- Virtual Channel (VC), 2 bits, DI [7...6]
- Data Type (DT), 6 bits, DI [5...0]

The Data Identification (DI) structure is illustrated, see the figure below.

DI (Data Identification)							
VC (Virtual Channel Identifier)		DT (Data Type)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Figure 37: Data Identification (DI) Structure

Data Identification (DI) in the Packet Header (PH) is illustrated for reference purposes below.




Figure 38: Data Identification (DI) on the Packet Header (PH)

4.1.3.1.3.1.1. Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI [7...6]) structure, and it is used to address where a packet is to be sent from the MCU. Bits of the Virtual Channel (VC) are illustrated for reference purposes below.




Figure 39: Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can assign 4 different channels for 4 different display modules. Devices will use the same virtual channel as which the MCU uses to send packets to them, e.g.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

- ◆ The MCU uses the virtual channel 0 when it sends packets to the ILI9881C
- ◆ The ILI9881C also uses the virtual channel 0 when it sends packets to the MCU

This functionality is illustrated below.




Figure 40: Virtual Channel (VC) Configuration

Virtual Channel (VC) is always 0 ($DI[7..6] = VC[1..0] = 00b$) when the MCU sends “End of Transmission Packet” to the display module. See the section “4.1.3.2.1.7 End of Transmission Packet (EoTP)”.

This display module does not support the virtual channel selector for other devices (1 to 3) when the only possible virtual channel ($VC[1..0]$) is 00b for the ILI9881C.

4.1.3.1.3.1.2. Data Type (DT)

Data Type (DT) is a part of Data Identification (DI [5...0]) structure, and it is used to define the type of the used data in a packet. Bits of the Data Type (DT) are illustrated for reference purposes below.




Figure 41: Data Type (DT) on the Packet Header (PH)

This Data Type (DT) also defines the used packet is a Short Packet (SPa) or a Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa. These Data Types (DT) are defined in the tables below.

Table 7: Data Type (DT) from the MCU to the Display Module

From the MCU to the Display Module								
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex	Description	Short/Long Packet
0	0	0	0	0	1	01	Sync Event, V Sync Start	SPa (Short Packet)
0	1	0	0	0	1	11	Sync Event, V Sync End	SPa (Short Packet)
1	0	0	0	0	1	21	Sync Event, H Sync Start	SPa (Short Packet)
1	1	0	0	0	1	31	Sync Event, H Sync End	SPa (Short Packet)
0	0	1	0	0	0	08	End of Transmission Packet (EoTP) ^{Note1}	SPa (Short Packet)
0	0	0	0	1	0	02	Color Mode Off Command	SPa (Short Packet)
0	1	0	0	1	0	12	Color Mode On Command	SPa (Short Packet)
1	0	0	0	1	0	22	Shut Down Peripheral Command	SPa (Short Packet)
1	1	0	0	1	0	32	Turn On Peripheral Command	SPa (Short Packet)
0	0	0	0	1	1	03	Generic Short WRITE, no parameters	SPa (Short Packet)
0	1	0	0	1	1	13	Generic Short WRITE, 1 parameters	SPa (Short Packet)
1	0	0	0	1	1	23	Generic Short WRITE, 2 parameters	SPa (Short Packet)
0	0	0	1	0	0	04	Generic Short READ, no parameters	SPa (Short Packet)
0	1	0	1	0	0	14	Generic Short READ, 1 parameters	SPa (Short Packet)
1	0	0	1	0	0	24	Generic Short READ, 2 parameters	SPa (Short Packet)
0	0	0	1	0	1	05	DCS Write, No Parameter	SPa (Short Packet)
0	1	0	1	0	1	15	DCS Write, 1 Parameter	SPa (Short Packet)
0	0	0	1	1	0	06	DCS Read, No Parameter	SPa (Short Packet)
1	1	0	1	1	1	37	Set Maximum Return Packet Size	SPa (Short Packet)
0	0	1	0	0	1	09	Null Packet, No Data, ^{Note2}	LPa (Long Packet)
0	1	1	0	0	1	19	Blanking Packet, no data	LPa (Long Packet)
1	0	1	0	0	1	29	Generic Long Write	LPa (Long Packet)
1	1	1	0	0	1	39	DCS Write Long	LPa (Long Packet)
0	0	1	1	1	0	0E	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	LPa (Long Packet)
0	1	1	1	1	0	1E	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	LPa (Long Packet)
1	0	1	1	1	0	2E	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	LPa (Long Packet)
1	1	1	1	1	0	3E	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	LPa (Long Packet)
x	x	0	0	0	0	x0	DO NOT USE	
x	x	1	1	1	1	xF	All unspecified codes are reserved	

Notes:

1. This can be used when the MCU wants to make sure that it is the end of the transmission in High Speed Data Transferring (HSDT) mode.
2. This can be used when data lanes are to be kept in High Speed Data Transferring (HSDT) Mode.

Table 8: Data Type (DT) from the Display Module to the MCU

From the Display Module to the MCU								
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex	Description	Short/Long Packet
0	0	0	0	1	0	02	Acknowledge with Error Report	SPa (Short Packet)
0	0	1	0	0	0	08	End of Transmission Packet (EoTP)	SPa (Short Packet)
0	1	0	0	0	1	11	Generic Short READ Response, 1 byte returned	SPa (Short Packet)
0	1	0	0	1	0	12	Generic Short READ Response, 2 byte returned	SPa (Short Packet)
0	1	1	0	1	0	1A	Generic Long READ Response	LPa (Long Packet)
0	1	1	1	0	0	1C	DCS Read Long Response	LPa (Long Packet)
1	0	0	0	0	1	21	DCS Read Short Response, 1 byte returned	SPa (Short Packet)
1	0	0	0	1	0	22	DCS Read Short Response, 2 byte returned	SPa (Short Packet)


The receiver will ignore other Data Types (DT) if they are not defined in Table 7 and Table 8.

4.1.3.1.3.2. Packet Data (PD) in a Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is placed after Data Type (DT) of the Data Identification (DI) and indicates a Short Packet (SPa) is to be sent. Packet Data (PD) of a Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1. The sending order of the Packet Data (PD) is that Data 0 is sent first and the Data 1 is sent last. Bits of Data 1 are set to 0 if the information length is 1 byte. Packet Data (PD) of a Short Packet (SPa), when the length of the information is 1 or 2 bytes and Virtual Channel (VC) is 0, are illustrated for reference purposes below.

Packet Data (PD) information:

- Data 0: 26hex (Display Command Set (DCS) with 1 Parameter => DI (Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)


Figure 42: Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

- Data 0: 10hex (DCS without parameter => DI (Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)




Figure 43: Packet Data (PD) for Short Packet (SPa), 1 Byte Information

4.1.3.1.3.3. Word Count (WC) in a Long Packet (LPa)

Word Count (WC) of the Long Packet (LPa) is placed after Data Type (DT) of the Data Identification (DI) and indicates that a Long Packet (LPa) is to be sent. Word Count (WC) indicates the amount of data bytes of the Packet Data (PD) that is to be sent after the Packet Header (PH). The location of the Word Count (WC) in a Long Packet is the same as which of the Packet Data (PD) in a Short Packet (SPa), as shown in Figure 45. Word Count (WC) of the Long Packet (LPa) consists of 2 bytes. The sending order of these 2 bytes of the Word Count (WC) is that the Least Significant (LS) Byte is sent first, and the Most Significant (MS) Byte is sent last. Word Count (WC) of a Long Packet (LPa) is illustrated for reference purposes below.




Figure 44: Word Count (WC) in a Long Packet (LPa)




Figure 45: Packet Data in Short and Long Packets

4.1.3.1.3.4. Error Correction Code (ECC)

The Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors.

The ECC protects the following fields:

- ❖ Short Packet (SPa): Data Identification (DI) byte (8 bits: D [0...7]), Packet Data (PD) bytes (16 bits: D [8...23]) and ECC (8 bits: P [0...7])
- ❖ Long Packet (LPa): Data Identification (DI) byte (8 bits: D [0...7]), Word Count (WC) bytes (16 bits: D [8...23]) and ECC (8 bits: P [0...7])

D [23...0] and P [7...0] are illustrated for reference purposes below.




Figure 46: D [23...0] and P [7...0] in a Short Packet (SPa)




Figure 47: D [23...0] and P [7...0] in a Long Packet (LPa)

Error Correction Code (ECC) can recognize one or several error(s) and can only correct one-bit error. Bits (P [7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' presents the XOR function (Pn is 1 if there is odd number of 1, and Pn is 0 if there is even number of 1), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

- P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23
- P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23

P7 and P6 are set to 0 because Error Correction Code (ECC) is based on 64 bit value (D [63...0]), but this implementation is based on 24 bit value (D [23...0]). Therefore, only 6 bits are needed (P [5...0]) for Error Correction Code (ECC).




Figure 48: XOR Function on a Short Packet (SPa)




Figure 49: XOR Function on a Long Packet (LPa)

The transmitter (= the MCU or the Display Module) will send data bits D [23...0] and Error Correction Code (ECC) P [7...0]. The receiver (= the Display module or the MCU) will calculate the Internal Error Correction Code (IECC) and compare the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have performed the XOR function. The result of this function is PO [7...0]. This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.




Figure 50: Internal Error Correction Code (IECC) on the Display Module (= the Receiver)

The sent data bits (D [23...0]) and ECC (P [7...0]) are correctly received if the value of the PO [7...0] is 00h.

The sent data bits (D [23...0]) and ECC (P [7...0]) are not correctly received if the value of the PO [7...0] is not 00h.

ECC P[7...0]	1	1	0	0	0	0	0	03h
IECC PI[7...0]	1	1	0	0	0	0	0	03h
XOR(ECC, IECC) => PO[7...0]	0	0	0	0	0	0	0	= 00h => No Error
	L				M			
	S				S			
	B				B			

Figure 51: Internal XOR Calculation between ECC and IECC Values – No Error

ECC P[7...0]	1	1	0	0	0	0	0	03h
IECC PI[7...0]	1	1	1	1	0	0	0	0Fh
XOR(ECC, IECC) => PO[7...0]	0	0	1	1	0	0	0	= 0Ch => Error
	L				M			
	S				S			
	B				B			

Figure 52: Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) function is not used for data values D [23...0] on the transmitter side. The number of the errors (one or more) can be defined when the value of the PO [7...0] is compared to the values in the following table.

Table 9: One Bit Error Value of the Error Correction Code (ECC)

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex
D [0]	0	0	0	0	0	1	1	1	07h
D [1]	0	0	0	0	1	0	1	1	0Bh
D [2]	0	0	0	0	1	1	0	1	0Dh
D [3]	0	0	0	0	1	1	1	0	0Eh
D [4]	0	0	0	1	0	0	1	1	13h
D [5]	0	0	0	1	0	1	0	1	15h
D [6]	0	0	0	1	0	1	1	0	16h
D [7]	0	0	0	1	1	0	0	1	19h
D [8]	0	0	0	1	1	0	1	0	1Ah
D [9]	0	0	0	1	1	1	0	0	1Ch
D [10]	0	0	1	0	0	0	1	1	23h
D [11]	0	0	1	0	0	1	0	1	25h
D [12]	0	0	1	0	0	1	1	0	26h
D [13]	0	0	1	0	1	0	0	1	29h
D [14]	0	0	1	0	1	0	1	0	2Ah
D [15]	0	0	1	0	1	1	0	0	2Ch
D [16]	0	0	1	1	0	0	0	1	31h
D [17]	0	0	1	1	0	0	1	0	32h
D [18]	0	0	1	1	0	1	0	0	34h
D [19]	0	0	1	1	1	0	0	0	38h
D [20]	0	0	0	1	1	1	1	1	1Fh
D [21]	0	0	1	0	1	1	1	1	2Fh
D [22]	0	0	1	1	0	1	1	1	37h
D [23]	0	0	1	1	1	0	1	1	3Bh

An error is detected if the value of the PO [7...0] is in Table 9, and the receiver can correct this one bit error

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

because this found value also defines the location of the corrupt bit, e.g.

- ❖ PO [7...0] = 0Eh
- ❖ The bit of the data (D [23...0]), that is not correct, is D [3]

More than one error is detected if the value of the PO [7...0] is not in Table 9, for example, PO [7...0] = 0Ch.

4.1.3.1.4. Packet Data (PD) in a Long Packet (LPa)

Packet Data (PD) of a Long Packet (LPa) is placed after the Packet Header (PH) of a Long Packet (LPa). The amount of the data bytes is defined in the section “4.1.3.1.3.3 Word Count (WC) in a Long Packet (LPa)”.

4.1.3.1.5. Packet Footer (PF) in a Long Packet (LPa)

Packet Footer (PF) of a Long Packet (LPa) is placed after the Packet Data (PD) of a Long Packet (LPa). The Packet Footer (PF) is a checksum value that is calculated from the Packet Data of the Long Packet (LPa). The checksum uses a 16-bit Cyclic Redundancy Check (CRC) value which is generated by a polynomial $X^{16}+X^{12}+X^5+X^0$, as illustrated below.




Figure 53: 16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Most Significant Bit (MSB) of the data byte of the Packet Data (PD) is the first bit which is inputted into the 16-bit Cyclic Redundancy Check (CRC). An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of a Long Packet (LPa) is 01h, is illustrated (step-by-step) below.




Figure 54: CRC Calculation – Packet Data (PD) is 01h

The value of the Packet Footer (PF) is 1E0Eh in this example (Command 01h has been sent), and is illustrated

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

below.




Figure 55: Packet Footer (PF) Example

The receiver calculates its checksum value from the received Packet Data (PD). The receiver compares its checksum and the Packet Footer (PF) that the transmitter has sent. The received Packet Data (PD) and Packet Footer (PF) are correct if the checksum of the receiver and Packet Footer (PF) are equal. The received Packet Data (PD) and Packet Footer (PF) are not correct if the checksum of the receiver and Packet Footer (PF) are not equal.

4.1.3.2. Packet Transmissions

4.1.3.2.1. Packet from the MCU to the Display Module

4.1.3.2.1.1. Display Command Set (DCS)

Display Command Set (DCS), defined in the section “5.3Page 0 Command Description”, is used from the MCU to the display module. This Display Command Set (DCS) is always defined in the Data 0 of the Packet Data (PD), and is included in Short Packet (SPa) and Long packet (LPa), as illustrated below.




Figure 56: Display Command Set (DCS) in Short Packet (SPa) and Long Packet (LPa)

4.1.3.2.1.2. Display Command Set (DCS) Write, No Parameter (DCSWN-S)

“Display Command Set (DCS) Write, No Parameter”, which is defined in Data Type (DT, 00 0101b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in a table below.

Table 10: Display Command Set (DCS) Write, No Parameters (DCSWN-S)

Command
NOP (00h)
Software Reset (01h)
Sleep In(10h)
Sleep Out (11h)
Normal Display Mode On (13h)
All Pixel Off (22h)
All Pixel On (23h)
Display Off (28h)
Display ON (29h)
Tearing Effect Line OFF (34h)
Idle Mode Off (38h)
Idle Mode On (39h)
Stop Transition (59h)

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ◊ Virtual Channel (VC, DI [7...6]): 00b
 - ◊ Data Type (DT, DI [5...0]): 00 0101b
- Packet Data (PD)
 - ◊ Data 0: “Sleep In (10h)”, Display Command Set (DCS)
 - ◊ Data 1: Always 00hex
- Error Correction Code (ECC)




Figure 57: Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

4.1.3.2.1.3. Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

“Display Command Set (DCS) Write, 1 Parameter” (DCSW1-S), which is defined in Data Type (DT, 01 0101b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in the table below.

Table 11: Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

Command
Gamma Curve Set (26h)
Memory Write (2Ch), ^{Note}
Tearing Effect Line ON(35h)
Memory Access Control (36h)
Interface Pixel Format (3Ah)
Memory Write Continue (3Ch), ^{Note}
Write Display Brightness (51h)
Write CTRL Display (53h)
Write Power Save (55h)
Write Idle Mode Color (80h)

Note: One Subpixel has been written

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ◊ Virtual Channel (VC, DI [7...6]): 00b
 - ◊ Data Type (DT, DI [5...0]): 01 0101b
- Packet Data (PD)
 - ◊ Data 0: “Gamma Set (26h)”, Display Command Set (DCS)
 - ◊ Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)




Figure 58: Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example

4.1.3.2.1.4. Display Command Set (DCS) Write Long (DCSW-L)

“Display Command Set (DCS) Write Long” (DCSW-L), which is defined in Data Type (DT, 11 1001b), is always used in a Long Packet (LPa) from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters) are defined in a table below.

Table 12: Display Command Set (DCS) Write Long (DCSW-L)

Command
NOP (00h), <small>Note 1</small>
Software Reset (01h), <small>Note 1</small>
Sleep In(10h), <small>Note 1</small>
Sleep Out (11h), <small>Note 1</small>
Normal Display Mode On (13h), <small>Note 1</small>
All Pixel Off (22h) , <small>Note 1</small>
All Pixel On (23h) , <small>Note 1</small>
Gamma Curve Set (26h), <small>Note 2</small>
Display Off (28h), <small>Note 1</small>
Display ON (29h), <small>Note 1</small>
Memory Write (2Ch), <small>Note 2</small>
Tearing Effect Line OFF (34h), <small>Note 1</small>
Tearing Effect Line ON (35h), <small>Note 2</small>
Memory Access Control (36h), <small>Note 2</small>
Idle Mode Off (38h) , <small>Note 1</small>
Idle Mode On (39h) , <small>Note 1</small>
Interface Pixel Format (3Ah), <small>Note 2</small>
Memory Write Continue (3Ch), <small>Note 2</small>
Set Tear Scan Line(44h)
Write Display Brightness (51h), <small>Note 2</small>
Write CTRL Display (53h), <small>Note 2</small>
Write Power Save(55h), <small>Note 2</small>
Stop Transition (59h), <small>Note 1</small>
Write CABC Minimum Brightness (5Eh) , <small>Note 2</small>
Set Transition Time(68h)
Write Idle Mode Color (80h), <small>Note 2</small>

Notes:

1. Short Packet (SPa) can also be used; See the section “4.1.3.2.1.2 Display Command Set (DCS) Write, No Parameter (DCSWN-S)”.
2. Short Packet (SPa) can also be used; See the section “4.1.3.2.1.3 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)”.

A Long Packet (LPa) with one command (No Parameter) is defined as:

- Data Identification (DI)
 - ❖ Virtual Channel (VC, DI [7...6]): 00b
 - ❖ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ❖ Word Count (WC): 0001h
- Error Correction Code (ECC)

- Packet Data (PD): Data 0: "Sleep In (10h)", Display Command Set (DCS)
- Packet Footer (PF)




Figure 59: Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example

A Long Packet (LPa) with one Write (1 parameter) is defined as:

- Data Identification (DI)
 - ◊ Virtual Channel (VC, DI [7...6]): 00b
 - ◊ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ◊ Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
 - ◊ Data 0: "Gamma Set (26h)", Display Command Set (DCS)
 - ◊ Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)




Figure 60: Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

A Long Packet (LPa) with one Write (4 parameters) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: "Column Address Set (2Ah)" (For example only), Display Command Set (DCS)
 - ✧ Data 1: 00hex, 1st Parameter of the DCS, Start Column SC [15...8]
 - ✧ Data 2: 12hex, 2nd Parameter of the DCS, Start Column SC [7...0]
 - ✧ Data 3: 01hex, 3rd Parameter of the DCS, End Column EC [15...8]
 - ✧ Data 4: EFhex, 4th Parameter of the DCS, End Column EC [7...0]
- Packet Footer (PF)




Figure 61: Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

4.1.3.2.1.5. Display Command Set (DCS) Read, No Parameter (DCSRN-S)

“Display Command Set (DCS) Read, No Parameter” (DCSRN-S), which is defined in Data Type (DT, 00 0110b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in the table below.

Table 13: Display Command Set (DCS) Read, No Parameter (DCSRN-S)

Command
Read Number of the Errors on DSI (05h)
Read Display Power Mode (0Ah)
Read Display MADCTL (0Bh)
Read Display Pixel Format (0Ch)
Read Display Image Mode (0Dh)
Read Display Signal Mode (0Eh)
Read Display Self-Diagnostic Result (0Fh)
Get Tear Scan Line(45h)
Read Display Brightness Value (52h)
Read CTRL Value Display (54h)
Read Power Save (56h)
Read CABC Minimum Brightness (5Fh)
Get Transition Time(69h)
Read Black/White Low Bits (70h)
Read Bx (71h)
Read Bky(72h)
Read Wx (73h)
Read Wy (74h)
Read Red/Green Low Bits (75h)
Read Rx (76h)
Read Ry (77h)
Read Gx (78h)
Read Gy (79h)
Read Blue/A Color Low Bits (7Ah)
Read Bx (7Bh)
Read By (7Ch)
Read Ax (7Dh)
Read Ay (7Eh)
Read Idle Mode Color(81h)
Read DDB Start (A1h)
Read DDB Continue (A8h)
Read First Checksum(AAh)
Read Continue Checksum (AFh)
Read ID1 (DAh)
Read ID2 (DBh)
Read ID3 (DCh)

The MCU has to define to the display module the maximum size of the returned packet. The command, which is used for this purpose, is “Set Maximum Return Packet Size” (SMRPS-S), which Data Type (DT) is 11 0111b and is used in a Short Packet (SPa) before the MCU can send “Display Command Set (DCS) Read, No Parameter” to the display module. This sequence is illustrated for reference purposes below.

Step 1:

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

The MCU sends “Set Maximum Return Packet Size” (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module.

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
 - ✧ Data 0: 01hex
 - ✧ Data 1: 00hex
- Error Correction Code (ECC)




Figure 62: Set Maximum Return Packet Size (SMRPS-S) - Example

Step 2:

The MCU wants to receive the value of the “Read ID1 (DAh)” from the display module when the MCU sends “Display Command Set (DCS) Read, No Parameter” to the display module.

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 0110b
- Packet Data (PD)
 - ✧ Data 0: “Read ID1 (DAh)”, Display Command Set (DCS)
 - ✧ Data 1: Always 00hex
- Error Correction Code (ECC)




Figure 63: Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA):

1. An acknowledge with Error Report (AwER), which is used in a Short Packet (SPa), if there is an error when receiving a command. See the section “4.1.3.2.2.2 Acknowledge with Error Report (AwER)”.
2. Information of the received command, which can be a Short Packet (SPa) or a Long Packet (LPa).

4.1.3.2.1.6. Null Packet, No Data (NP-L)

“Null Packet, No Data” (NP-L), which is defined in Data Type (DT, 001001b), is always used in a Long Packet (LPa) from the MCU to the display module. The purpose of this command is to keep data lanes in the high speed mode (HSDT) if necessary. The display module can ignore the Packet Data (PD) that the MCU sends.

A Long Packet (LPa) with 5 random data bytes of the Packet Data (PD) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0005hex
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: 89hex (Random data)
 - ✧ Data 1: 23hex (Random data)
 - ✧ Data 2: 12hex (Random data)
 - ✧ Data 3: A2hex (Random data)
 - ✧ Data 4: E2hex (Random data)
- Packet Footer (PF)




Figure 64: Null Packet, No Data (NP-L) - Example

4.1.3.2.1.7. End of Transmission Packet (EoTP)

“End of Transmission Packet” (EoTP), which is an interface level function and defined in Data Type (DT, 00 1000b), is always used in a Short Packet (SPa) from the MCU to the display module. The purpose of this command is to terminate the high Speed Data Transmission (HSDT) mode properly when EoTP is added after the last payload packet before “End of Transmission” (EoT).

The MCU can decide if it wants to use the “End of Transmission Packet” (EoTP) or not. The display shall have the capability to support both. That is, if the MCU applies the EoTP, it shall report the “DSI Protocol Violation Error” when the EoTP is not detected in the High-Speed (HS). The display module error reporting shall be enabled/disabled statistically, according to the module application.

The display module does or does not receive “End of Transmission Packet” (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before “Mark-1” (= leaving the Escape mode) which ends the Low Power Data Transmission (LPDT) mode. The display module is not allowed to send “End of Transmission Packet” (EoTP) to the MCU during the Low Power Data Transmission (LPDT) mode. The summary of the receiving and transmitting EoTP is listed below.

Table 14: Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in High Speed Data Transmission (HSDT)	Display Module (DM) in Low Power Data Transmission (LPDT)
MCU => Display Module	Support With and Without EoTP	Support With and Without EoTP
Display Module => MCU	HS Mode is not available (EoTP is not available)	EoTP cannot be sent by the Display Module (DM)

A Short Packet (SPa) using a fixed format is as follows:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 1000b
- Packet Data (PD)
 - ✧ Data 0: 0Fhex
 - ✧ Data 1: 0Fhex
- Error Correction Code (ECC)
 - ✧ ECC: 01hex




Figure 65: End of Transmission Packet (EoTP)

Some examples of the “End of Transmission Packet” (EoTP) are illustrated for reference purposes below.




Figure 66: End of Transmission Packet (EoTP)-Examples

4.1.3.2.2. Packet from the Display Module to the MCU

4.1.3.2.2.1. Used Packet types

The display module always uses Short Packets (SPa) or Longs Packet (LPa) when returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See the section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)”) or an Acknowledge with Error Report (See the section “4.1.3.2.2.2 Acknowledge with Error Report (AwER)”).

The used packet type is defined on Data Type (DT). See the section “4.1.3.1.3.1.2 Data Type (DT)”. If the maximum size of the Packet Data (PD) could be sent in one packet, the display module should not send returned bytes in several packets. Both cases are illustrated for reference purposes below.




Figure 67: Return Bytes in Single Packet




Figure 68: Return Bytes in Several Packets – Not Allowed

EXCEPTION:

The display module will return 2 packets (1st packet: Data, 2nd Packet: Acknowledge with Error Report) to the MCU when the display module receives a read command (See section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)”), which is detected and corrected a single bit error by the EEC (See bit 8 in Table 15). These returned packets are illustrated for reference purposes below.




Figure 69: Exception when Returned Bytes in Several Packets

AwER = Acknowledge with Error Report

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

4.1.3.2.2.2. Acknowledge with Error Report (AwER)

“Acknowledge with Error Report” (AwER), which is defined in Data Type (DT, 00 0010b), is always used in a Short Packet (SPa) from the display module to the MCU. The Packet Data (PD) can include bits, which define the current error, when the corresponding bit is set to 1, as defined in the following table.

Table 15: Error Report (AwER) Bit Definitions

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long Packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to 0 internally
15	DSI Protocol Violation

These errors are included in all packages that have been received from the MCU to the display module before the Bus Turnaround (BTA). The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of a Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 0010b
- Packet Data (PD)
 - ✧ Bit 8: ECC Error, single-bit (detected and corrected)
 - ✧ AwER: 0100h
- Error Correction Code (ECC)




Figure 70: Acknowledge with Error Report (AwER) – Example

It is possible that the display module receives several packets, which include errors, from the MCU before the MCU performs the Bus Turnaround (BTA). Some examples are illustrated for reference purposes below.




Figure 71: Errors Packets

Therefore, a method is needed to check if there are errors in the previous packets. These errors of the previous packets can be detected by “Read Display Signal Mode (0Eh)” and “Read Number of the Errors on DSI (05h)” commands. The bit D0 of the “Read Display Signal Mode (0Eh)” command will be set to 1 if a received packet includes an error.

The amount of packets, which include an **ECC** or **CRC** error, is calculated in the RDNUMED register, which can read “Read Number of the Errors on DSI (05h)” command. This command also sets the RDNUMED register to 00h and set the bit D0 of the “Read Display Signal Mode (0Eh)” command to 0 after the MCU has read the RDNUMED register from the display module. The functionality of the RDNUMED register is illustrated for reference purposes below.




Figure 72: Flow Chart for Errors on DSI

Notes:

1. This information can be Interface or Packet Level Communication, but it is always from the MCU to the display module.
2. CRC or ECC error

4.1.3.2.2.3. DCS Read Long Response (DCSRR-L)

“DCS Read Long Response” (DCSRR-L), which is defined in Data Type (DT, 011100b), is always used in a Long Packet (LPa) from the display module to the MCU. “DCS Read Long Response” (DCSRR-L) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined as:

- Data Identification (DI)
 - ◊ Virtual Channel (VC, DI [7...6]): 00b
 - ◊ Data Type (DT, DI [5...0]): 01 1100b
- Word Count (WC)
 - ◊ Word Count (WC): 0005hex
- Error Correction Code (ECC)
- Packet Data (PD):
 - ◊ Data 0: 89hex
 - ◊ Data 1: 23hex
 - ◊ Data 2: 12hex
 - ◊ Data 3: A2hex
 - ◊ Data 4: E2hex
- Packet Footer (PF)




Figure 73: DCS Read Long Response (DCSRR-L) - Example

4.1.3.2.2.4. DCS Read Short Response, 1 Byte Returned (DCSRR1-S)

“DCS Read Short Response, 1 Byte Returned” (DCSRR1-S), which is defined in Data Type (DT, 10 0001b), is always used in a Short Packet (SPa) from the display module to the MCU. “DCS Read Short Response, 1 Byte Returned (DCSRR1-S) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 10 0001b
- Packet Data (PD)
 - ✧ Data 0: 45hex
 - ✧ Data 1: 00hex (Always)
- Error Correction Code (ECC)




Figure 74: DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example

4.1.3.2.2.5. DCS Read Short Response, 2 Bytes Returned (DCSRR2-S)

“DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S), which is defined in Data Type (DT, 10 0010b), is always used in a Short Packet (SPa) from the display module to the MCU. “DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 10 0010b
- Packet Data (PD)
 - ✧ Data 0: 45hex
 - ✧ Data 1: 32hex
- Error Correction Code (ECC)




Figure 75: DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

4.1.3.3. Communication Sequences

4.1.3.3.1. General

The communication sequences can be done on interface or packet levels between the MCU and the display module. See sections “4.1.2 Interface Level Communication” and “4.1.3 Packet Level Communication”. This communication sequence description is for DSI data lanes (D3P/N, D2P/N, D1P/N and D0P/N), and it is assumed that the needed low level communication is done on DSI Clock lane (CLKP/N) automatically. See the section “4.1.2.2 DSI CLK Lanes”. Functions of the interface level communication are described in the following table.

Table 16: Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description
Low Power	LP-11	Stop State
	LPDT	Low Power Data Transmission
	ULPS	Ultra-Low Power State
	RAR	Remote Application Reset
	ACK	Acknowledge (No Error)
	BTA	Bus Turnaround
High Speed	HSDT	High speed Data Transmission

Functions of the packet level communication are described in the following table.

Table 17: Packet Level Communication for MCU-sourced Packets

Interface Mode	Abbreviation	Packet Size	Interface Action Description
MCU	VSS	Short Packet	Sync Event, V Sync Start
	VSE	Short Packet	Sync Event, V Sync End
	HSS	Short Packet	Sync Event, H Sync Start
	HSE	Short Packet	Sync Event, H Sync End
	EoTP	Short Packet	End of Transmission Packet (EoTP) ^{Note1}
	CMOFF	Short Packet	Color Mode Off Command
	CMON	Short Packet	Color Mode On Command
	SDNP	Short Packet	Shut Down Peripheral Command
	TONP	Short Packet	Turn On Peripheral Command
	GENWN-S	Short Packet	Generic Short WRITE, no parameters
	GENW1-S	Short Packet	Generic Short WRITE, 1 parameters
	GENW2-S	Short Packet	Generic Short WRITE, 2 parameters
	GENRN-S	Short Packet	Generic Short READ, no parameters
	GENR1-S	Short Packet	Generic Short READ, 1 parameters
	GENR2-S	Short Packet	Generic Short READ, 2 parameters
	DCSWN-S	Short Packet	DCS Write, No Parameter
	DCSW1-S	Short Packet	DCS Write, 1 Parameter
	DCSRN-S	Short Packet	DCS Read, No Parameter
	SMRPS-S	Short Packet	Set Maximum Return Packet Size
	NP-L	Long Packet	Null Packet, No Data, ^{Note2}
	BLK-L	Long Packet	Blanking Packet, no data
	GENW-L	Long Packet	Generic Long Write
	DCSW-L	Long Packet	DCS Write Long
	PKPS16	Long Packet	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format
	PKPS18	Long Packet	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format
	LPKPS18	Long Packet	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format
	PKPS24	Long Packet	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format

Table 18: Packet Level Communication for Peripheral-sourced packets

Interface Mode	Abbreviation	Packet Size	Interface Action Description
Display Module (ILI9881C)	AwER	Short Packet	Acknowledge with Error Report
	EoTP	Short Packet	End of Transmission Packet
	GENRR1-S	Short Packet	Generic Short READ Response, 1 byte returned
	GENRR2-S	Short Packet	Generic Short READ Response, 2 byte returned
	GENRR-L	Long Packet	Generic Long READ Response
	DCSRR-L	Long Packet	DCS Read Long Response
	DCSRR1-S	Short Packet	DCS Read Short Response, 1 byte returned
	DCSRR2-S	Short Packet	DCS Read Short Response, 2 byte returned

4.1.3.3.2. Sequences

4.1.3.3.2.1. DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” is defined in the section “4.1.3.2.1.3 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” and example sequences on how this packet is used are described in following tables.

Table 19: DCS Write, 1 Parameter Sequence – Example 1

DCS Write, 1 Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW1-S	LPDT	→	--	--	
3	--	LP-11	→	--	--	End

Table 20: DCS Write, 1 Parameter Sequence – Example 2

DCS Write, 1 Parameter Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW1-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

Table 21: DCS Write, 1 Parameter Sequence – Example 3

DCS Write, 1 Parameter Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW1-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error → Go to Line 8 If Error Occurs → Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	→	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	→	--	--	End

4.1.3.3.2.2. DCS Write, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” is defined in the section “4.1.3.2.1.2 Display Command Set (DCS) Write, No Parameter (DCSWN-S)” and example sequences on how this packet is used are described in following tables.

Table 22: DCS Write, No Parameter Sequence – Example 1

DCS Write, No Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	LPDT	→	--	--	
3	--	LP-11	→	--	--	End

Table 23: DCS Write, No Parameter Sequence – Example 2

DCS Write, No Parameter Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

Table 24: DCS Write, No Parameter Sequence – Example 3

DCS Write, 1 Parameter Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error → Go to Line 8 If Error Occurs → Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	→	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	→	--	--	End

4.1.3.3.2.3. DCS Write Long Sequence

A Long Packet (LPa) of “Display Command Set (DCS) Write Long (DCSW-L)” is defined in the section “4.1.3.2.1.4 Display Command Set (DCS) Write Long (DCSW-L)” and example sequences on how this packet is used are described in following tables.

Table 25: DCS Write Long Sequence – Example 1

DCS Write Long Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	LPDT	→	--	--	
3	--	LP-11	→	--	--	End

Table 26: DCS Write Long Sequence – Example 2

DCS Write Long Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

Table 27: DCS Write Long Sequence – Example 3

DCS Write Long Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error → Go to Line 8 If Error Occurs → Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	→	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	→	--	--	End

4.1.3.3.2.4. DCS Read, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” is defined in the section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)” and example sequences on how this packet is used are described in following tables.

Table 28: DCS Read, No Parameter Sequence – Example 1

DCS Read, No Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	SMRPS-S	HSDT	→	--	--	Defined how many data byte is wanted to read : 1 byte
3	DCSRN-S	HSDT	→	--	--	Wanted to get a response ID1 (DAh)
4	EoTP	HSDT	→	--	--	End of Transmission Packet
5	--	LP-11	→	--	--	
6	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
7	--	--	←	LP-11	--	If No Error → Go to Line 9 If Error Occurs → Go to Line 14 If Error is Corrected by ECC → Go to Line 19
8						
9	--	--	←	LPDT	DCSRR1-S	Response 1 byte return
10	--	--	←	LP-11	--	
11	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
12	--	LP-11	→	--	--	End
13						
14	--	--	←	LPDT	AwER	Error Report
15	--	--	←	LP-11	--	
16	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
17	--	LP-11	→	--	--	End
18						
19	--	--	←	LPDT	DCSRR1-S	Response 1 byte return
20	--	--	←	LPDT	AwER	Error Report (Error is corrected by ECC)
21			←	LP-11	--	
22	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
23	--	LP-11	→	--	--	End

Table 29: DCS Read, No Parameter Sequence – Example 2

Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	SMRPS-S	HSDT	→	--	--	Defined how many data byte is wanted to read : 200 bytes
3	DCSRN-S	HSDT	→	--	--	Wanted to get a response
4	EoTP	HSDT	→	--	--	End of Transmission Packet
5	--	LP-11	→	--	--	
6	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
7	--	--	←	LP-11	--	If No Error → Go to Line 9 If Error Occurs → Go to Line 14 If Error is Corrected by ECC → Go to Line 19
8						
9	--	--	←	LPDT	DCSRR-L	Response 200 byte return
10	--	--	←	LP-11	--	
11	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
12	--	LP-11	→	--	--	End
13						
14	--	--	←	LPDT	AwER	Error Report
15	--	--	←	LP-11	--	
16	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
17	--	LP-11	→	--	--	End
18						
19	--	--	←	LPDT	DCSRR-S	Response 200 byte return
20	--	--	←	LPDT	AwER	Error Report (Error is corrected by ECC)
21			←	LP-11	--	
22	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
23	--	LP-11	→	--	--	End

4.1.3.3.2.5. Null Packet, No Data Sequence

A Long Packet (LPa) of “Null Packet, No Data (NP-L)” is defined in the section “4.1.3.2.1.6 Null Packet, No Data (NP-L)”, and an example sequence on how this packet is used is described in the following table.

Table 30: Null Packet, No Data Sequence - Example

Null Packet, No Data Sequence – Example						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	NP-L	HSDT	→	--	--	Only High Speed Data Transmission is used
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

4.1.3.3.2.6. End of Transmission Packet

A Short Packet (SPa) of “End of Transmission (EoTP)” is defined in the section “4.1.3.2.1.7 End of Transmission Packet (EoTP)”, and an example sequence on how this packet is used is described in the following table.

Table 31: End of Transmission Packet – Example

End of Transmission Packet – Example						
Line	MCU		Information Direction	Display Module (ILI9881C)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	NP-L	HSDT	→	--	--	Only High Speed Data Transmission is used
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

4.1.3.4. 16 bit / pixel Writing




Figure 76: One Pixel Bit and Write Color Orders

The MCU can send to the display module a following packet.




Figure 77: One Pixel Write (DCSW-L) – Example 1

Notes:

1. *Memory Write (2Ch) or Memory Write Continue (3Ch)*
2. *It is possible that one pixel information is split in one different packets which are ending and starting as follows: RG – GB (2 packets)*
3. *Packet can include several pixels (Not only one pixel as in this example)*




Figure 78: Red / Green [0:2] Subpixel Write (DCSW1-S) – Example 2

Note: DCS (Data 0) can also be “Memory Write” (2Ch) command




Figure 79: Green [3:5] / Blue Subpixel Write (DCSW1-S) – Example 3

Notes:

1. DCS (Data 0) cannot be “Memory Write” (2Ch) command. It must always be “Memory Write Continue” (3Ch)
2. Previous data byte was R[0:4]G[0:2]

4.1.3.5. 24 bit/pixel Writing




Figure 80: One Pixel Bit and Color Write Orders

The MCU can send to the display module a following packet.




Figure 81: One Pixel Write (DCSW-L) – Example

Notes:

1. Memory Write (2Ch) or Memory Write Continue (3Ch)
2. It is possible that one pixel information is split in two or three different packets which are ending and starting as follows:
 - R – GB (2 packets)
 - RG – B (2 packets)
 - R – G – B (3 packets)
3. Packet can include several pixels (Not only one pixel as in this example)




Figure 82: Blue Subpixel Write (DCSW1-S) – Example 2

Notes:

1. DCS (Data 0) cannot be “Memory Write” (2Ch) command. It must always be “Memory Write Continue” (3Ch)
2. Previous data byte was G[0:7]




Figure 83: Green Subpixel Write (DCSW1-S) – Example 3

Notes:

1. DCS (Data 0) cannot be “Memory Write” (2Ch) command. It must always be “Memory Write Continue” (3Ch)
2. Previous data byte was R[0:7]




Figure 84: Red Subpixel Write (DCSW1-S) – Example 4

Notes:

1. DCS (Data 0) can also be “Memory Write Continue” (3Ch) command
2. Previous data byte was B[0:7]

4.2. Display Data Format

4.2.1. DSI Transmission Data Format

4.2.1.1. 16-bit per Pixel, Long Packet, Data Type 00 1110 (0Eh)

Packed Pixel Stream 16-Bit Format is a Long Packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is red (5 bits), green (6 bits), and blue (5 bits), in that order. Note that the Green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last. With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the ILI9881C has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifice.




Figure 85: 16-bit per Pixel, Data Type 00 1110 (0Eh)

4.2.1.2. 18-bit per Pixel, Long Packet, Data Type = 01 1110 (1Eh)

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional filled pixels at the end of the display line to make the transmitted width a

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

multiple of four pixels. The receiving peripheral shall not display the filled pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission. With this format, the total line width (displayed and non-displayed pixels) should be a multiple of four pixels (nine bytes).




Figure 86: 18-bit per Pixel, Data Type = 01 1110 (1Eh)

4.2.1.3. 18-bit per Pixel, Long Packet, Data Type = 10 1110 (2Eh)

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the link. This requires more bandwidth than the “packed” format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed and non-displayed pixels) should be a multiple of three bytes.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.




Figure 87: 18-bit per Pixel, Data Type = 10 1110 (2Eh)

4.2.1.4. 24-bit per Pixel, Long Packet, Data Type = 11 1110 (3Eh)

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed and non-displayed pixels) should be a multiple of three bytes.




Figure 88: 24-bit per Pixel, Data Type = 11 1110 (3Eh)

4.2.2. 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation

Table 32 below lists settings for 24-bit data mapping. Set the EPF[1:0] bits function, which defines three types of data formats for 24-bit data (pixel data r, g, b) mapping.

Table 32: 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation

EPF[1:0]	Expand 16-bit color data (R,G,B) to 24-bit subpixel data (r, g, b)	Expand 18-bit color data (R,G,B) to 24-bit subpixel data (r, g, b)
00	0 is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], 3'h0} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], 2'h0} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], 3'h0} (Note3): that the data are converted as follows. 16-bit color data R [4:0] = 5'h1F, G [5:0] = 6'h3F, B [4:0] = 5'h1F → 24-bit pixel data r, g, b [7:0] = 24'hFFFFFF	0 is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], 2'h0} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], 2'h0} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], 2'h0} (Note1): that the data are converted as follows. 18-bit color data R [5:0] = 6'h3F, G [5:0] = 6'h3F, B [5:0] = 6'h3F → 24-bit pixel data r, g, b [7:0] = 24'hFFFFFF
01	1 is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], 3'h7} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], 2'h3} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], 3'h7} (Note4): that the data are converted as follows. 16-bit color data R [4:0] = 5'h0, G [5:0] = 6'h0, B [4:0] = 5'h0 → 24-bit pixel data r, g, b [7:0] = 24'h000000	1 is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], 2'h3} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], 2'h3} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], 2'h3} (Note2): that the data are converted as follows. 18-bit color data R [5:0] = 6'h0, G [5:0] = 6'h0, B [5:0] = 6'h0 → 24-bit pixel data r, g, b [7:0] = 24'h000000
10	The MSB value is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], R [4:2]} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], G [5:4]} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], B [4:2]}	The MSB value is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], R [5:4]} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], G [5:4]} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], B [5:4]}
11	Same as setting “EPF [1:0] = 10”	Same as setting “EPF [1:0] = 10”

		Display image data (24 bits)																							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
24-bit	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	
18-bit EPF[1:0]=00 (Note 1)	R5	R4	R3	R2	R1	R0	0	0	R0	R1	R2	R3	R4	R5	R6	R7	B7	B6	B5	B4	B3	B2	B1	B0	
18-bit EPF[1:0]=01 (Note 2)	R5	R4	R3	R2	R1	R0	1	1	R0	R1	R2	R3	R4	R5	R6	R7	B7	B6	B5	B4	B3	B2	B1	B0	
18-bit EPF[1:0]=10	R5	R4	R3	R2	R1	R0	R0	R0	R0	R1	R2	R3	R4	R5	R6	R7	B7	B6	B5	B4	B3	B2	B1	B0	
16-bit EPF[1:0]=00 (Note 3)	R4	R3	R2	R1	R0	0	0	0	R0	R1	R2	R3	R4	R5	R6	R7	B7	B6	B5	B4	B3	B2	B1	B0	
16-bit EPF[1:0]=01 (Note 4)	R4	R3	R2	R1	R0	1	1	1	R0	R1	R2	R3	R4	R5	R6	R7	B7	B6	B5	B4	B3	B2	B1	B0	
16-bit EPF[1:0]=10	R4	R3	R2	R1	R0	G7	G6	G5	G0	G1	G2	G3	G4	G5	G6	G7	B7	B6	B5	B4	B3	B2	B1	B0	

Example1: 16-bit data mapping to 24-bit, EPF[1:0] = 10




Figure 89: EPF[1:0] = 10, 16-bit Data Mapping to 24-bit

Example2: 18-bit data mapping to 24-bit, EPF[1:0] = 10




Figure 90: EPF[1:0] = 10, 18-bit Data Mapping to 24-bit

5. Command

5.1. Command Flow




Figure 91: Command Flow

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.2. Command List

5.2.1. Page 0 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)						
Page	Address	Parameter																		
PO	00h	-	W	NOP	No Argument							-	-	-						
PO	01h	-	W	Software Reset	No Argument							-	-	-						
PO	05h	1st	R	Read Number of the Errors on DSI	P[7:0]							00h	-	-						
PO	0Ah	1st	R	Read Display Power Mode	D7	D6	0	D4	D3	D2	0	0	08h	-						
PO	0Bh	1st	R	Read Display MADCTL	0	0	0	0	D3	0	0	0	00h	-						
PO	0Ch	1st	R	Read Pixel Format	0	0	0	0	0	D2	D1	D0	07h	-						
PO	0Dh	1st	R	Read Display Mode	0	0	0	D4	D3	D2	D1	D0	00h	-						
PO	0Eh	1st	R	Read Display signal Mode	D7	D6	0	0	0	0	0	D0	00h	-						
PO	0Fh	1st	R	Read Display Self-Diagnostic Result	D7	D6	0	0	0	0	0	D0	00h	-						
PO	10h	-	W	Sleep In	No Argument							-	-	-						
PO	11h	-	W	Sleep Out	No Argument							-	-	-						
PO	13h	-	W	Normal Display Mode On	No Argument							-	-	-						
PO	22h	-	W	All Pixel Off	No Argument							-	-	-						
PO	23h	-	W	All Pixel On	No Argument							-	-	-						
PO	26h	1st	W	Gamma Curve Set	0	0	0	0	GC[3:0]			01h	-	-						
PO	28h	-	W	Display Off	No Argument							-	-	-						
PO	29h	-	W	Display ON	No Argument							-	-	-						
PO	2Ch	Nth	W	Memory Write	-							-	-	-						
PO	34h	-	W	TE OFF	No Argument							-	-	-						
PO	35h	1st	W	TE ON	0	0	0	0	0	0	0	M	00h	-						
PO	36h	1st	W	Memory Access	0	0	0	0	BGR	0	0	0	00h	-						
PO	38h	-	W	Idle Mode Off	No Argument							-	-	-						
PO	39h	-	W	Idle Mode On	No Argument							-	-	-						
PO	3Ah	1st	W	Interface Pixel Format	0	0	0	0	0	DBI[2:0]			07h	-						
PO	3Ch	Nth	W	Memory Write Continue	-							-	-	-						
PO	44h	1st	W	Set tear scan line	0	0	0	0	0	TE_LINE[10:8]			00h	-						
PO					TE_LINE[7:0]							00h	-	-						
PO	45h	1st	R	Get tear scan line	0	0	0	0	0	TE_LINE[10:8]			00h	-						
PO					TE_LINE[7:0]							00h	-	-						
PO	51h	1st	W	Write Display Brightness	0	0	0	0	DBV[11:8]			00h	-	-						
PO					DBV[7:0]							00h	-	-						
PO	52h	1st	R	Read Display Brightness Value	0	0	0	0	DBV[11:8]			00h	-	-						
PO					DBV[7:0]							00h	-	-						
PO	53h	1st	W	Write CTRL Display	0	0	BCTRL	0	DD	BL	0	0	00h	-	-					
PO	54h	1st	R	Read CTRL Display	0	0	BCTRL	0	DD	BL	0	0	00h	-	-					
PO	55h	1st	W	Write Power Save	PWRSAVE[7:0]							00h	-	-						
PO	56h	1st	R	Read Power Save	PWRSAVE[7:0]							00h	-	-						
PO	59h	-	W	Stop Transition	No Argument							-	-	-						
PO	5Eh	1st	W	Write CABC Minimum Brightness	0	0	0	0	CMB[11:8]			00h	-	-						
PO					CMB[7:0]							00h	-	-						
PO	5Fh	1st	R	Read CABC Minimum Brightness	0	0	0	0	CMB[11:8]			00h	-	-						
PO					CMB[7:0]							00h	-	-						
PO	68h	1st	W	Set Transition Time	TT_STP[7:0]							00h	-	-						
PO					ST_TIM[7:0]							00h	-	-						
PO	69h	1st	R	Get Transition Time	TT_STP[7:0]							00h	-	-						
PO					ST_TIM[7:0]							00h	-	-						
PO	70h	1st	R	Read Black/White Low Bits	BKx[1:0]		BKy[1:0]		Wx[1:0]		Wy[1:0]		00h	1						
PO	71h	1st	R	Read Bkx	BKx[9:2]							00h	1							
PO	72h	1st	R	Read Bky	BKy[9:2]							00h	1							

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)						
Page	Address	Parameter																		
PO	73h	1st	R	Read Wx	Wx[9:2]								00h	1						
PO	74h	1st	R	Read Wy	Wy[9:2]								00h	1						
PO	75h	1st	R	Read Red/Green Low bits	Rx[1:0]		Ry[1:0]		Gx[1:0]		Gy[1:0]		00h	1						
PO	76h	1st	R	Read Rx	Rx[9:2]								00h	1						
PO	77h	1st	R	Read Ry	Ry[9:2]								00h	1						
PO	78h	1st	R	Read Gx	Gx[9:2]								00h	1						
PO	79h	1st	R	Read Gy	Gy[9:2]								00h	1						
PO	7Ah	1st	R	Read Blue/AColour Low Bits	Bx[1:0]		By[1:0]		Ax[1:0]		Ay[1:0]		00h	1						
PO	7Bh	1st	R	Read Bx	Bx[9:2]								00h	1						
PO	7Ch	1st	R	Read By	By[9:2]								00h	1						
PO	7Dh	1st	R	Read Ax	Ax[9:2]								00h	1						
PO	7Eh	1st	R	Read Ay	Ay[9:2]								00h	1						
PO	80h	1st	W	Write Idle Mode	0	0	0	0	0	R	G	B	07h	-						
PO	81h	1st	R	Read Idle Mode Color	0	0	0	0	0	R	G	B	07h	-						
PO	A1h	1st	R	Read the DDB from the provided location	SID[7:0]								00h	1						
		2nd			SID[15:8]								00h	1						
		3rd			MRID[7:0]								00h	1						
		4th			MRID[15:8]								00h	1						
		5th			1	1	1	1	1	1	1	1	FFh	-						
PO	A8h	1st	R	Continue reading the DDB from the last read location	D1[7:0]								00h	-						
		2nd			D2[7:0]								00h	-						
		:			:								00h	-						
		nth			Dn[7:0]								00h	-						
PO	AAh	1st	R	Read First Checksum	FCS[7:0]								00h	-						
PO	AFh	1st	R	Read Continue Checksum	CCS[7:0]								00h	-						
PO	DAh	1st	R	Read ID1	ID1[7:0]								00h	3						
PO	Dbh	1st	R	Read ID2	ID2[6:0]								00h	3						
PO	DCh	1st	R	Read ID3	ID3[7:0]								00h	3						
PO	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-						
		2nd			1	0	0	0	0	0	0	1	81h	-						
		3rd			PAGE[7:0]								00h	-						

Notes:

1. *Undefined commands are treated as NOP (00h) command.*
2. *Commands 10h, 13h, 22h, 23h, 26h, 28h, 29h, 36h, 38h, 39h, 51h, 53h, 55h, 55h, 5Eh, 68h and 80h are updated during V-SYNC when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Commands 05h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 45h, 52h, 54h, 56h, 5Fh, 69h, 81h, A1h, A8h of these commands is updated immediately both in Sleep In mode and Sleep Out mode.*

5.2.2. Page 1 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)						
Page	Address	Parameter																		
P1	00h	1st	R	Read ID4	ID4[23:16]							98h	-							
P1	01h	1st	R		ID4[15:8]							81h	-							
P1	02h	1st	R		ID4[7:0]							00h	-							
P1	22h	1st	W/R	Set Panel Operation Mode and Data Complement Setting	0	0	EPF[1:0]	BGR_PA_NEL	REV_PA_NEL	SS_PANE_L	GS_PAN_EL	30h	1							
P1	25h	1st	W/R	Blanking Porch Control	VFP[7:0]							14h	-							
P1	26h	1st	W/R		VBP[7:0]							14h	-							
P1	27h	1st	W/R		HBP[7:0]							05h	-							
P1	28h	1st	W/R		0	0	0	0	0	0	HBP[9:8]	00h	-							
P1	29h	1st	W/R	Touch	0	0	0	0	0	0	0	TOUCH_00h	-							
P1	2Eh	1st	W/R	Gate Number	NL[7:0]							C8h	1							
P1	31h	1st	W/R	Display Inversion	0	0	0	0	DINV[3:0]			00h	1							
P1	34h	1st	W/R	Dithering Enable	0	0	0	0	0	0	0	DITH_EN_00h	1							
P1	40h	1st	W/R	Pump Clock Adjustment	0	EXT_CPCk_SEL[1:0]	1	0	0	VCL_CLK_VGHL_CL	33h	1								
P1	41h	1st	W/R		0	VCL_CLK_SELA[2:0]		0	VCL_CLK_SELB[2:0]	33h	1									
P1	42h	1st	W/R		0	VGHL_CLK_SELA[2:0]		0	VGHL_CLK_SELB[2:0]	44h	1									
P1	43h	1st	W/R		0	4002_RATIO_FREQA[2:0]		0	4002_RATIO_FREQB[2:0]	55h	1									
P1	50h	1st	W/R	Power Control 1	VREG1[7:0]							95h	1							
P1	51h	1st	W/R		VREG2[7:0]							95h	1							
P1	52h	1st	W/R	VCOM Control 1	0	0	0	0	0	0	0	VCM1[8]	00h	3						
P1	53h	1st	W/R		VCM1[7:0]							7Bh	3							
P1	54h	1st	W/R		0	0	0	0	0	0	0	VCM2[8]	00h	3						
P1	55h	1st	W/R		VCM2[7:0]							7Bh	3							
P1	56h	1st	W/R		0	0	0	NVM2	0	0	0	NVM1	00h	-						
P1	58h	1st	W/R	Entry Mode Set	LVD_EN	0	0	0	0	0	0	0	00h	1						
P1	60h	1st	W/R	Source Timing Adjust	0	0	SDT[5:0]			14h			1							
P1	61h	1st	W/R		0	0	CRT[5:0]			00h			1							
P1	62h	1st	W/R		0	0	EQT[5:0]			19h			1							
P1	63h	1st	W/R		0	0	PCT[5:0]			10h			1							
P1	A0h	1st	W/R		0	0	VPO[5:0]			00h			1							
P1	A1h	1st	W/R	Positive Gamma Correction	0	VP4[6:0]							0Dh	1						
P1	A2h	1st	W/R		0	VP8[6:0]							1Dh	1						
P1	A3h	1st	W/R		0	0	VP12[5:0]			11h			1							
P1	A4h	1st	W/R		0	0	VP16[5:0]			0Ch			1							
P1	A5h	1st	W/R		0	VP24[6:0]							23h	1						
P1	A6h	1st	W/R		0	0	VP36[5:0]			17h			1							
P1	A7h	1st	W/R		0	0	VP52[5:0]			1Ch			1							
P1	A8h	1st	W/R		VP80[7:0]							82h	1							
P1	A9h	1st	W/R		0	0	VP111[5:0]			21h			1							
P1	AAh	1st	W/R		0	0	VP144[5:0]			2Ah			1							
P1	ABh	1st	W/R		VP175[7:0]							6Bh	1							
P1	ACh	1st	W/R		0	0	VP203[5:0]			19h			1							
P1	ADh	1st	W/R		0	0	VP219[5:0]			14h			1							
P1	AEh	1st	W/R		VP231[6:0]							45h	1							
P1	AFh	1st	W/R		0	0	VP239[5:0]			1Dh			1							
P1	B0h	1st	W/R		0	0	VP243[5:0]			23h			1							
P1	B1h	1st	W/R		VP247[6:0]							52h	1							
P1	B2h	1st	W/R		VP251[6:0]							63h	1							
P1	B3h	1st	W/R		VP255[5:0]							39h	1							
P1	B6h	1st	W/R	Pad Control	IM_SW_EN	IM_SW[2:0]			RS_SW_EN	0	RS_SW[1:0]		00h	1						
P1	B7h	1st	W/R		0	0	0	0	0	0	LANSEL_SW_EN	LANSEL_SW	00h	1						

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P1	C0h	1st	W/R	Negative Gamma Correction	0	0	VN0[5:0]						00h	1
P1	C1h	1st			0	VN4[6:0]							0Dh	1
P1	C2h	1st			0	VN8[6:0]							1Dh	1
P1	C3h	1st			0	0	VN12[5:0]						11h	1
P1	C4h	1st			0	0	VN16[5:0]						0Ch	1
P1	C5h	1st			0	VN24[6:0]							23h	1
P1	C6h	1st			0	0	VN36[5:0]						17h	1
P1	C7h	1st			0	0	VN52[5:0]						1Ch	1
P1	C8h	1st			VN80[7:0]								82h	1
P1	C9h	1st			0	0	VN111[5:0]						21h	1
P1	CAh	1st			0	0	VN144[5:0]						2Ah	1
P1	CBh	1st			VN175[7:0]								6Bh	1
P1	CCh	1st			0	0	VN203[5:0]						19h	1
P1	CDh	1st			0	0	VN219[5:0]						14h	1
P1	CEh	1st			0	VN231[6:0]							45h	1
P1	CFh	1st			0	0	VN239[5:0]						1Dh	1
P1	D0h	1st			0	0	VN243[5:0]						23h	1
P1	D1h	1st			0	VN247[6:0]							52h	1
P1	D2h	1st			0	VN251[6:0]							63h	1
P1	D3h	1st			0	0	VN255[5:0]						39h	1
P1	E0h	1st	W/R	NV Memory Write	PGM_DATA[7:0]								00h	-
P1	E1h	1st			PGM_ADDR[7:0]								00h	-
P1	E2h	1st			PGM_ADDR[15:8]								00h	-
P1	E3h	1st	W/R	NV Memory Protection Key	KEY[23:16]								00h	-
P1	E4h	1st			KEY[15:8]								00h	-
P1	E5h	1st			KEY[7:0]								00h	-
P1	E6h	1st	R	NV Memory Status Read	0	ID2_MK[2:0]		0	ID1_MK[2:0]				00h	-
P1	E7h	1st	R		0	0	0	0	ID3_MK[2:0]				00h	-
P1	E8h	1st	R		GAMMA_P_MK	VCM2_MK[2:0]		VCM1_MK[2:0]					00h	-
P1	E9h	1st	R		OTP_BU_SY	0	0	0	0	0	0	0	00h	-
P1	F0h	1st	W/R	Time Stamp	Time_Stamp_Week[7:0]								00h	1
P1	F1h	1st			Time_Stamp_Year[7:0]								00h	1
P1	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd			1	0	0	0	0	0	0	1	81h	-
		3rd			PAGE[7:0]								01h	-

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.2.3. Page 2 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)						
Page	Address	Parameter																		
P2	03h	1st	W/R	Dynamic Backlight Control 1	0	TT_STP_MED[2:0]			1	TT_STP_LOW[2:0]			29h	1						
P2	04h	1st			0	ST_TIM_LOW[2:0]			0	TT_STP_HIGH[2:0]			14h	1						
P2	05h	1st			0	ST_TIM_HIGH[2:0]			0	ST_TIM_MED[2:0]			32h	1						
P2	06h	1st	W/R	Dynamic Backlight Control 2	0	PWM_DUTY_PRECISION[2:0]			0	LEDPW_M_POL	LEDON_POL	LEDON	00h	1						
P2	07h	1st			PWM_DIV[7:0]								0Eh	1						
P2	10h	1st			0	0	0	AXIS_EN	0	PRT_EN	SKIN_EN	0	06h	1						
P2	11h	1st	W/R	IIE Function Control	0	AUTO_M_EAN	0	0	CN_EN	CN_INV	SHP_EN	0	00h	1						
P2	12h	1st			0	0	0	0	0	0	CN_LV[1:0]	02h	1							
P2	13h	1st			0	0	SHP_LV[1:0]	SRE_MIDIV_LV[1:0]	0	0	0	20h	1							
P2	15h	1st			RGB_MEAN[7:0]								80h	1						
P2	16h	1st			SRE_HYSTESIS_EN	0	0	SRE_DIM_EN	SRE_SC_EN	SRE_CE_EN	0	0	1Ch	1						
P2	17h	1st			0	SRE_OFFSETS[2:0]			0	SRE_DIM_STP[2:0]			01h	1						
P2	18h	1st			SRE_DIM_FRAME[7:0]								08h	1						
P2	19h	1st			SRE_SC_GAIN_ADJ[2:0]				SRE_HYSTERESIS_LIMIT[4:0]					C0h	1					
P2	1Ah	1st	W/R	IIE Saturation Enhancement Control 1	0	0	SE_RATIO_L[5:0]			SE_RATIO_M[5:0]					07h	1				
P2	1Bh	1st			0	0	SE_RATIO_M[5:0]			SE_RATIO_H[5:0]					09h	1				
P2	1Ch	1st			0	0	SE_RATIO_H[5:0]			LEVEL0_SR[4:0]					0Ch	1				
P2	40h	1st		IIE Saturation Protection Control	0	0	0	LEVEL1_SR[4:0]			LEVEL2_SR[4:0]					02h	1			
P2	41h	1st			0	0	0	LEVEL3_SR[4:0]			LEVEL4_SR[4:0]					04h	1			
P2	42h	1st			0	0	0	LEVEL5_SR[4:0]			LEVEL6_SR[4:0]					06h	1			
P2	43h	1st			0	0	0	LEVEL7_SR[4:0]			LEVEL8_SR[4:0]					08h	1			
P2	44h	1st			0	0	0	LEVEL9_SR[4:0]			LEVEL10_SR[4:0]					0Ah	1			
P2	45h	1st			0	0	0	LEVEL11_SR[4:0]			LEVEL12_SR[4:0]					0Ch	1			
P2	46h	1st			0	0	0	LEVEL13_SR[4:0]			LEVEL14_SR[4:0]					0Eh	1			
P2	47h	1st			0	0	0	LEVEL15_SR[4:0]			LEVEL16_SR[4:0]					0Fh	1			
P2	48h	1st		IIE Sharpness Enhancement Control	0	0	0	SHP_RATIO[4:0]			SHP_THR_H[7:0]					18h	1			
P2	49h	1st			0	0	0	SHP_THR_L[7:0]			SHP_THR_L[7:0]					64h	1			
P2	4Ah	1st			0	0	0	CN_00[5:0]			CN_01[5:0]					1Eh	1			
P2	4Bh	1st	IIE Contrast Enhancement Control	IIE Contrast Enhancement Control	0	0	0	CN_02[5:0]			CN_03[5:0]					24h	1			
P2	4Ch	1st			0	0	0	CN_04[5:0]			CN_05[5:0]					28h	1			
P2	4Dh	1st			0	0	0	CN_06[5:0]			CN_07[5:0]					24h	1			
P2	4Eh	1st			0	0	0	CN_08[5:0]			CN_09[5:0]					03h	1			
P2	4Fh	1st			0	0	0	CN_10[5:0]			CN_11[5:0]					02h	1			
P2	5Ah	1st			0	0	0	CN_12[5:0]			CN_13[5:0]					00h	1			
P2	5Bh	1st	EXTC Command Set Enable Register	EXTC Command Set Enable Register	0	0	0	SHP_RATIO[4:0]			SHP_THR_H[7:0]					18h	1			
P2	5Ch	1st			0	0	0	SHP_THR_L[7:0]			SHP_THR_L[7:0]					64h	1			
P2	60h	1st			0	0	0	CN_00[5:0]			CN_01[5:0]					1Eh	1			
P2	61h	1st	EXTC Command Set Enable Register	EXTC Command Set Enable Register	0	0	0	CN_02[5:0]			CN_03[5:0]					24h	1			
P2	62h	1st			0	0	0	CN_04[5:0]			CN_05[5:0]					28h	1			
P2	63h	1st			0	0	0	CN_06[5:0]			CN_07[5:0]					24h	1			
P2	64h	1st			0	0	0	CN_08[5:0]			CN_09[5:0]					18h	1			
P2	65h	1st			0	0	0	CN_10[5:0]			CN_11[5:0]					0Eh	1			
P2	66h	1st			0	0	0	CN_12[5:0]			CN_13[5:0]					0Fh	1			
P2	FFh	1st	EXTC Command Set Enable Register	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	0	98h	-					
P2	FFh	2nd			1	0	0	0	0	0	0	1	0	81h	-					
P2	FFh	3rd			PAGE[7:0]								02h	-						

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.2.4. Page 3 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter			1	0	0	1	1	0	0	0	98h	-
P3	FFh	1st	W		1	0	0	0	0	0	0	1	81h	-
		2nd	W		1	0	0	0	0	0	0	1	03h	-
		3rd	W		PAGE[7:0]									

5.2.5. Page 4 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)	
Page	Address	Parameter			MIPI_LA_NE_SEL	0	0	0	0	0	0	0	80h	1	
P4	00h	1st	W/R	DSI Lanes Control Touch Synchronization Timing Adjust BIST Mode Function Power Control 1 VCORE Setting Power Control 2 Power Control 3 VCOM Control 2 Power Control 4 TS_CTRL EXTC Command Set Enable Register	TOUCH_OPT[1:0]	VSOD[1:0]	HSOM[1:0]	HFP_HB_P_OPT	VS_PW_OPT	00h	05h	19h	00h	1	
P4	27h	1st	W/R		HSOD[7:0]	HSOHW[7:0]							05h	1	
P4	28h	1st	W/R		VS_OUT_EN	HS_OUT_EN	VS_OUT_POL	HS_OUT_POL	0	0	STB_EN	0	F0h	1	
P4	29h	1st	W/R		FRM_PT[7:0]								FFh	1	
P4	2Ah	1st	W/R		0	0	FRM_CYC[1:0]	0	0	0	FRM_EN	00h	00h	1	
P4	2Dh	1st	W/R		1	CP_VCL_CLP_OPTION_PRE[2:0]	0	1	1	1	D7h	-	-	-	
P4	2Fh	1st	W/R		0	0	1	0	0	0	DI_VCORE_SEL[3:0]	15h	15h	1	
P4	69h	1st	W/R		0	DI_PWR_REG					REG1_VRH_CP[5:0]	6Ah	6Ah	1	
P4	6Ch	1st	W/R		VGLREG_EN_GO	DI_CP_VGH_BH[2:0]	DI_CP_VGL_BL[2:0]	DI_CP_VCL_REG_SEL	34h	34h	DI_CP_VCL_REG_SEL	34h	34h	1	
P4	6Eh	1st	W/R		1	1	1	0	DI_VCM_SELO_E	0	1	1	E3h	1	
P4	8Bh	1st	W/R	VCOM Control 2 Power Control 4 TS_CTRL	0	0	DI_VCOM_REG_VGLREG[6:0]	03h	03h	1					
P4	8Ch	1st	W/R		0	0	DI_VCOM_CP_VGLCLP[6:0]	14h	14h	1					
P4	8Dh	1st	W/R		EN_TEM_P_PROC_ESS	0	CP_VGH_TAP_C[5:0]								
P4	BBh	1st	W/R		0	0	CP_VGH_TAP_L[5:0]	1Eh	1Eh	1					
P4	BCh	1st	W/R		0	0	CP_VGH_TAP_M[5:0]	1Eh	1Eh	1					
P4	BDh	1st	W/R		0	0	CP_VGH_TAP_H[5:0]	1Eh	1Eh	1					
P4	BEh	1st	W/R		VCOM_C[7:0]						4Ch	4Ch	4Ch	1	
P4	BFh	1st	W/R		VCOM_L[7:0]						4Ch	4Ch	4Ch	1	
P4	C0h	1st	W/R		VCOM_M[7:0]						4Ch	4Ch	4Ch	1	
P4	C1h	1st	W/R		VCOM_H[7:0]						4Ch	4Ch	4Ch	1	
P4	C2h	1st	W/R		TS_TH0[7:0]						00h	00h	-	-	
P4	C8h	1st	W/R		TS_TH1[7:0]						00h	00h	-	-	
P4	C9h	1st	W/R		TS_TH2[7:0]						00h	00h	-	-	
P4	CAh	1st	W/R		TS_TH3[7:0]						00h	00h	-	-	
P4	CBh	1st	W/R		TS_TH0[9:8]	TS_TH1[9:8]	TS_TH2[9:8]	TS_TH3[9:8]	00h	00h	00h	00h	1		
P4	CCh	1st	W/R		TS_DEBT_OPT[3:0]			TS_HYST_OPT[3:0]	02h	02h	02h	02h	1		
P4	CDh	1st	W/R		EN_TS	VCOM_C[8]	VCOM_L[8]	VCOM_M[8]	VCOM_H[8]	1	0	0	04h	1	
P4	CEh	1st	W/R	OTP Control EXTC Command Set Enable Register	0	0	0	OTP_PA_TH	PROG_SEL[1:0]	0	0	1C	-	-	-
P4	D7h	1st	W/R		1	0	0	1	1	0	0	0	98h	-	-
P4	FFh	2nd	W		1	0	0	0	0	0	0	1	81h	-	-
		3rd	W					PAGE[7:0]					04h	-	-

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.2.6. Page 5 Command Set

Command			W/R	Function Fine Digital Gamma Control 1	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)	
Page	Address	Parameter													
P5	00h	1st	W		RDIN0[7:0]								00h	-	
P5	01h	1st	W		RDIN1[7:0]								00h	-	
P5	02h	1st	W		RDIN2[7:0]								00h	-	
P5	03h	1st	W		RDIN3[7:0]								00h	-	
P5	04h	1st	W		RDIN4[7:0]								00h	-	
P5	05h	1st	W		RDIN5[7:0]								00h	-	
P5	:	1st	W		:								00h	-	
P5	7Ah	1st	W		RDIN122[7:0]								00h	-	
P5	7Bh	1st	W		RDIN123[7:0]								00h	-	
P5	7Ch	1st	W		RDIN124[7:0]								00h	-	
P5	7Dh	1st	W		RDIN125[7:0]								00h	-	
P5	7Eh	1st	W		RDIN126[7:0]								00h	-	
P5	7Fh	1st	W		RDIN127[7:0]								00h	-	
P5	80h	1st	W/R	Digital 3 Gamma Enable EXTC Command Set Enable Register	Digital 3 Gamma Enable	0	0	0	0	0	0	0	EN_3G	00h	-
P5	FFh	1st	W		1	0	0	1	1	0	0	0	98h	-	
		2nd	W		1	0	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]								05h	-	

5.2.7. Page 6 Command Set

Command			W/R	Function Fine Digital Gamma Control 2	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P6	00h	1st	W		RDIN128[7:0]								00h	-
P6	01h	1st	W		RDIN129[7:0]								00h	-
P6	02h	1st	W		RDIN130[7:0]								00h	-
P6	03h	1st	W		RDIN131[7:0]								00h	-
P6	04h	1st	W		RDIN132[7:0]								00h	-
P6	05h	1st	W		RDIN133[7:0]								00h	-
P6	:	1st	W		:								00h	-
P6	7Ah	1st	W		RDIN250[7:0]								00h	-
P6	7Bh	1st	W		RDIN251[7:0]								00h	-
P6	7Ch	1st	W		RDIN252[7:0]								00h	-
P6	7Dh	1st	W		RDIN253[7:0]								00h	-
P6	7Eh	1st	W		RDIN254[7:0]								00h	-
P6	7Fh	1st	W		RDIN255[7:0]								00h	-
P6	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								06h	-

5.2.8. Page 7 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter			D7	D6	D5	D4	D3	D2	D1	D0		
P7	00h	1st	W	Fine Digital Gamma Control 3	GDIN0[7:0]								00h	-
P7	01h	1st	W		GDIN1[7:0]								00h	-
P7	02h	1st	W		GDIN2[7:0]								00h	-
P7	03h	1st	W		GDIN3[7:0]								00h	-
P7	04h	1st	W		GDIN4[7:0]								00h	-
P7	05h	1st	W		GDIN5[7:0]								00h	-
P7	:	1st	W		:								00h	-
P7	7Ah	1st	W		GDIN122[7:0]								00h	-
P7	7Bh	1st	W		GDIN123[7:0]								00h	-
P7	7Ch	1st	W		GDIN124[7:0]								00h	-
P7	7Dh	1st	W		GDIN125[7:0]								00h	-
P7	7Eh	1st	W		GDIN126[7:0]								00h	-
P7	7Fh	1st	W		GDIN127[7:0]								00h	-
P7	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								07h	-

5.2.9. Page 8 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter			D7	D6	D5	D4	D3	D2	D1	D0		
P8	00h	1st	W	Fine Digital Gamma Control 4	GDIN128[7:0]								00h	-
P8	01h	1st	W		GDIN129[7:0]								00h	-
P8	02h	1st	W		GDIN130[7:0]								00h	-
P8	03h	1st	W		GDIN131[7:0]								00h	-
P8	04h	1st	W		GDIN132[7:0]								00h	-
P8	05h	1st	W		GDIN133[7:0]								00h	-
P8	:	1st	W		:								00h	-
P8	7Ah	1st	W		GDIN250[7:0]								00h	-
P8	7Bh	1st	W		GDIN251[7:0]								00h	-
P8	7Ch	1st	W		GDIN252[7:0]								00h	-
P8	7Dh	1st	W		GDIN253[7:0]								00h	-
P8	7Eh	1st	W		GDIN254[7:0]								00h	-
P8	7Fh	1st	W		GDIN255[7:0]								00h	-
P8	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								08h	-

5.2.10. Page 9 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P9	00h	1st	W	Fine Digital Gamma Control 5	BDIN0[7:0]								00h	-
P9	01h	1st	W		BDIN1[7:0]								00h	-
P9	02h	1st	W		BDIN2[7:0]								00h	-
P9	03h	1st	W		BDIN3[7:0]								00h	-
P9	04h	1st	W		BDIN4[7:0]								00h	-
P9	05h	1st	W		BDIN5[7:0]								00h	-
P9	:	1st	W		:								00h	-
P9	7Ah	1st	W		BDIN122[7:0]								00h	-
P9	7Bh	1st	W		BDIN123[7:0]								00h	-
P9	7Ch	1st	W		BDIN124[7:0]								00h	-
P9	7Dh	1st	W		BDIN125[7:0]								00h	-
P9	7Eh	1st	W		BDIN126[7:0]								00h	-
P9	7Fh	1st	W		BDIN127[7:0]								00h	-
P9	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								09h	-

5.2.11. Page 10 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P10	00h	1st	W	Fine Digital Gamma Control 6	BDIN128[7:0]								00h	-
P10	01h	1st	W		BDIN129[7:0]								00h	-
P10	02h	1st	W		BDIN130[7:0]								00h	-
P10	03h	1st	W		BDIN131[7:0]								00h	-
P10	04h	1st	W		BDIN132[7:0]								00h	-
P10	05h	1st	W		BDIN133[7:0]								00h	-
P10	:	1st	W		:								00h	-
P10	7Ah	1st	W		BDIN250[7:0]								00h	-
P10	7Bh	1st	W		BDIN251[7:0]								00h	-
P10	7Ch	1st	W		BDIN252[7:0]								00h	-
P10	7Dh	1st	W		BDIN253[7:0]								00h	-
P10	7Eh	1st	W		BDIN254[7:0]								00h	-
P10	7Fh	1st	W		BDIN255[7:0]								00h	-
P10	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								0Ah	-

5.3. Page 0 Command Description


5.3.1. NOP (00h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
00h	-	W	No Argument																
Description		00h: NOP (No Operation). This command is an empty command. It does not have any effect on the ILI9881C. However, it can be used to terminate Memory Write or Memory Write Continue as described in RAMWR (Memory Write) and RAMWRC (Memory Write Continue) Commands.																	
Restriction		None																	
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value																		
Power On Sequence	N/A																		
S/W Reset	N/A																		
H/W Reset	N/A																		
Flow Chart																			

5.3.2. Software Reset (01h)

Command Page			Page 0																				
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default												
01h	-	W	No Argument																				
Description		01h: SWRESET (Software Reset). When the Software Reset command is written, it causes software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) The display is blank immediately. <i>Note: The Frame Memory content is kept or not by this command</i>																					
Restriction		It is necessary to wait 5msec before sending a new command after software reset. The display module loads all factory default values of the display supplier to the registers during this 5msec. If Software Reset is applied during the Sleep Out mode, it will be necessary to wait 120msec for Sleep In sequence before sending the Sleep Out command. The Software Reset Command cannot be sent during the Sleep Out sequence.																					
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																						
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>S/W Reset</td> <td>N/A</td> </tr> <tr> <td>H/W Reset</td> <td>N/A</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A			
Status	Default Value																						
Power On Sequence	N/A																						
S/W Reset	N/A																						
H/W Reset	N/A																						
Flow Chart		<pre> graph TD SWRESET[SWRESET] --> DisplayBlank{Display whole blank screen} DisplayBlank --> SetDefault{Set Commands to S/W Default Value} SetDefault --> SleepInMode([Sleep In Mode]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																					


5.3.3. Read Number of the Errors on DSI (05h)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
05h	1st	R				P[7:0]						00h										
Description		05h: RDNUMED (Read Number of the Errors on DSI). The parameter indicates the amount of errors on the DSI. The more detailed description of the bits is below. P[6..0] bits indicate the amount of the error. P[7] is set to 1 if there is overflow with P[6..0] bits. P[7..0] bits are set to 0 (and RDDSM (0Eh)'s D0 is set 0 at the same time) after the parameter information is sent (= the read function is completed). See also sections: "4.1.3.2.2 Acknowledge with Error Report (AwER)" and "5.3.8 Read Display Signal Mode (0Eh)".																				
Restriction		None																				
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h	
Status	Default Value																					
Power On Sequence	00h																					
S/W Reset	00h																					
H/W Reset	00h																					
Flow Chart		 <p>The flowchart illustrates the process of reading corrupted errors. It begins with a rectangular box labeled "Read Number of the Corrupted Errors". An arrow points from this box down to a diamond-shaped decision box. Inside the diamond, the text "P[7..0] = 00h" and "RDDSM(0Eh)'s D0 = '0'" is displayed. To the right of the flowchart is a legend enclosed in a dashed box, defining the symbols used in the diagram.</p>																				

5.3.4. Read Display Power Mode (0Ah)

Command Page			Page 0																																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																										
0Ah	1st	R	D7	D6	0	D4	D3	D2	0	0	08h																																										
Description		0A: RDDPM (Read Display Power Mode). This command indicates the current status of the display, as described in the table below.																																																			
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>Booster Voltage Status</td> <td>0</td> <td>Booster Off or has a fault.</td> </tr> <tr> <td></td> <td></td> <td>1</td> <td>Booster On and working OK</td> </tr> <tr> <td>D6</td> <td>Idle Mode On/Off</td> <td>0</td> <td>Idle Mode Off</td> </tr> <tr> <td></td> <td></td> <td>1</td> <td>Idle Mode On</td> </tr> <tr> <td>D4</td> <td>Sleep In/Out</td> <td>0</td> <td>Sleep In Mode</td> </tr> <tr> <td></td> <td></td> <td>1</td> <td>Sleep Out Mode</td> </tr> <tr> <td>D3</td> <td>Display Normal Mode On/Off</td> <td>0</td> <td>Display Normal Mode Off</td> </tr> <tr> <td></td> <td></td> <td>1</td> <td>Display Normal Mode On</td> </tr> <tr> <td>D2</td> <td>Display On/Off</td> <td>0</td> <td>Display is Off</td> </tr> <tr> <td></td> <td></td> <td>1</td> <td>Display is On</td> </tr> </tbody> </table>										Bit	Description	Value	Status	D7	Booster Voltage Status	0	Booster Off or has a fault.			1	Booster On and working OK	D6	Idle Mode On/Off	0	Idle Mode Off			1	Idle Mode On	D4	Sleep In/Out	0	Sleep In Mode			1	Sleep Out Mode	D3	Display Normal Mode On/Off	0	Display Normal Mode Off			1	Display Normal Mode On	D2	Display On/Off	0	Display is Off		
Bit	Description	Value	Status																																																		
D7	Booster Voltage Status	0	Booster Off or has a fault.																																																		
		1	Booster On and working OK																																																		
D6	Idle Mode On/Off	0	Idle Mode Off																																																		
		1	Idle Mode On																																																		
D4	Sleep In/Out	0	Sleep In Mode																																																		
		1	Sleep Out Mode																																																		
D3	Display Normal Mode On/Off	0	Display Normal Mode Off																																																		
		1	Display Normal Mode On																																																		
D2	Display On/Off	0	Display is Off																																																		
		1	Display is On																																																		
Restriction																																																					
None																																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																				
Status	Availability																																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																				
Sleep In	Yes																																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>08h</td> </tr> <tr> <td>S/W Reset</td> <td>08h</td> </tr> <tr> <td>H/W Reset</td> <td>08h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	08h	S/W Reset	08h	H/W Reset	08h																																				
Status	Default Value																																																				
Power On Sequence	08h																																																				
S/W Reset	08h																																																				
H/W Reset	08h																																																				
<pre> graph TD A[Read RDDPM] --> B[/ Send Parameter /] style B fill:none,stroke:none B -- "Host to Display" --> C[Send Parameter] style C fill:none,stroke:none C -- "Display to Host" --> D[Send Parameter] </pre>																																																					
<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																																					
Flow Chart																																																					

5.3.5. Read Display MADCTL (0Bh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
0Bh	1st	R	0	0	0	0	D3	0	0	0	00h								
Description		0B: RDDMADCTL (Read Display MADCTL). This command indicates the current status of the display, as described in the table below.																	
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td rowspan="2">D3</td> <td rowspan="2">RGB/BGR Order (RGB)</td> <td>0</td> <td>RGB (When MADCTL D3='0')</td> </tr> <tr> <td>1</td> <td>BGR (When MADCTL D3='1')</td> </tr> </tbody> </table> <p>Note: For Bits D3 also refer to 5.3.21 Memory Access Control (36h).</p>										Bit	Description	Value	Status	D3	RGB/BGR Order (RGB)	0	RGB (When MADCTL D3='0')
Bit	Description	Value	Status																
D3	RGB/BGR Order (RGB)	0	RGB (When MADCTL D3='0')																
		1	BGR (When MADCTL D3='1')																
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h		
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Default																			
Flow Chart		 <p>The flowchart illustrates the communication sequence between the Host and the Display. The Host initiates a 'Read RDDMADCTL' command, which is sent to the Display. The Display then performs a 'Send Parameter' action. A legend on the right side of the diagram defines the symbols used in the flowchart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a trapezoid. Action: Represented by a diamond. Mode: Represented by an oval. Sequential transfer: Represented by a double-headed arrow. 																	

5.3.6. Read Display Pixel Format (0Ch)

Command Page		Page 0																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
0Ch	1st	R	0	0	0	0	0			D[2:0]	07h									
Description		0Ch: RDDCOLMOD (Read Display COLMOD). This command indicates the current status of the display as described in the table below:																		
		<table border="1"> <thead> <tr> <th>DBI[2:0]</th> <th>Interface Pixel Format</th> </tr> </thead> <tbody> <tr> <td>101</td> <td>16 bit/pixel</td> </tr> <tr> <td>110</td> <td>18 bit/pixel</td> </tr> <tr> <td>111</td> <td>24 bit/pixel</td> </tr> <tr> <td>Others</td> <td>Not defined</td> </tr> </tbody> </table>											DBI[2:0]	Interface Pixel Format	101	16 bit/pixel	110	18 bit/pixel	111	24 bit/pixel
DBI[2:0]	Interface Pixel Format																			
101	16 bit/pixel																			
110	18 bit/pixel																			
111	24 bit/pixel																			
Others	Not defined																			
<i>Note: For D[2:0] also refer to 5.3.24 Interface Pixel Format (3Ah).</i>																				
Restriction	None																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td>07h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h	
Status	Default Value																			
Power On Sequence	07h																			
S/W Reset	07h																			
H/W Reset	07h																			
Flow Chart	<p>The flowchart illustrates the communication sequence between the Host and the Display. It starts with the Host sending a command to the Display, specifically 'Read RDDCOLMOD'. The Display then responds by sending a parameter back to the Host, labeled 'Send Parameter'.</p> <p>Legend:</p> <ul style="list-style-type: none"> Command (Box) Parameter (Box) Display (Trapezoid) Action (Diamond) Mode (Oval) Sequential transfer (Bubble) 																			

5.3.7. Read Display Image Mode (0Dh)

Command Page		Page 0																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default														
0Dh	1st	R	0	0	0	D4	D3			D[2:0]	00h														
Description		0D: RDDIM (Read Display Image Mode). This command indicates the Image Mode status of the display, as described in the Tables below:																							
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td rowspan="2">D4</td> <td rowspan="2">All Pixels On</td> <td>0</td> <td>Normal Display</td> </tr> <tr> <td>1</td> <td>White Display</td> </tr> <tr> <td rowspan="3">D3</td> <td rowspan="3">All Pixels Off</td> <td>0</td> <td>Normal Display</td> </tr> <tr> <td>1</td> <td>Black Display</td> </tr> </tbody> </table>										Bit	Description	Value	Status	D4	All Pixels On	0	Normal Display	1	White Display	D3	All Pixels Off	0	Normal Display
Bit	Description	Value	Status																						
D4	All Pixels On	0	Normal Display																						
		1	White Display																						
D3	All Pixels Off	0	Normal Display																						
		1	Black Display																						
		<table border="1"> <thead> <tr> <th>D[2:0]</th> <th>Gamma Cure Selection</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>Gamma curve 1</td> </tr> <tr> <td>Others</td> <td>Not defined</td> </tr> </tbody> </table>										D[2:0]	Gamma Cure Selection	000	Gamma curve 1	Others	Not defined								
D[2:0]	Gamma Cure Selection																								
000	Gamma curve 1																								
Others	Not defined																								
Note: For D[2:0] also refer to "5.3.15 Gamma Set (26h)"																									
Restriction																									
None																									
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																								
Power On Sequence	00h																								
S/W Reset	00h																								
H/W Reset	00h																								
<p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									
Flow Chart																									

5.3.8. Read Display Signal Mode (0Eh)

Command Page		Page 0																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default														
0Eh	1st	R	D7	D6	0	0	0	0	0	D0	00h														
Description		0E: RDDSM (Read Display Signal Mode). This command indicates the current status of the display, as described in the table below:																							
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td rowspan="2">D7</td> <td rowspan="2">Tearing Effect Line On/Off</td> <td>0</td> <td>Tearing Effect Line Off</td> </tr> <tr> <td>1</td> <td>Tearing Effect On</td> </tr> <tr> <td rowspan="3">D6</td> <td rowspan="3">Tearing Effect Line Output Mode</td> <td>0</td> <td>Tearing Effect Line Mode 1</td> </tr> <tr> <td>1</td> <td>Tearing Effect Line Mode 2</td> </tr> </tbody> </table>										Bit	Description	Value	Status	D7	Tearing Effect Line On/Off	0	Tearing Effect Line Off	1	Tearing Effect On	D6	Tearing Effect Line Output Mode	0	Tearing Effect Line Mode 1
Bit	Description	Value	Status																						
D7	Tearing Effect Line On/Off	0	Tearing Effect Line Off																						
		1	Tearing Effect On																						
D6	Tearing Effect Line Output Mode	0	Tearing Effect Line Mode 1																						
		1	Tearing Effect Line Mode 2																						
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> <th>Status</th> </tr> </thead> <tbody> <tr> <td rowspan="6">D0</td> <td rowspan="6">Error on DSI</td> <td>0</td> <td>No Error on DSI</td> </tr> <tr> <td>1</td> <td>Error on DSI</td> </tr> </tbody> </table>										Bit	Description	Value	Status	D0	Error on DSI	0	No Error on DSI	1	Error on DSI				
Bit	Description	Value	Status																						
D0	Error on DSI	0	No Error on DSI																						
		1	Error on DSI																						
		See also sections: “4.1.3.2.2.2 Acknowledge with Error Report (AwER)” and “5.3.3 Read Number of the Errors on DSI (05h)”. <i>Note: For Bit D6, also refer to 5.3.20 Tearing Effect Line On (35h).</i>																							
		Restriction																							
		None																							
		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																								
Power On Sequence	00h																								
S/W Reset	00h																								
H/W Reset	00h																								
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																								
Power On Sequence	00h																								
S/W Reset	00h																								
H/W Reset	00h																								
<p>Flow Chart</p> <pre> graph LR Host[Host] -- "Read RDDSM" --> Display[Display] Display -- "Send Parameter" --> Host </pre>																									
<div style="border: 1px dashed black; padding: 5px;"> Legend <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer </div>																									

5.3.9. Read Display Self-Diagnostic Result (0Fh)

Command Page		Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default										
0Fh	1st	R	D7	D6	0	0	0	0	0	D0	00h										
Description		0F: RDDSDR (Read Display Self-Diagnostic Result). This command indicates the status of the display self-diagnostic results after the Sleep Out command, as described in the table below:																			
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Action</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>Register Loading Detection</td> <td>Invert the D7 bit when the EEPROM and register values are the same.</td> </tr> <tr> <td>D6</td> <td>Functionality Detection</td> <td>Invert the D6 bit when the chip meets user's functionality requirements.</td> </tr> <tr> <td>D0</td> <td>Checksums Comparison</td> <td>0 = Checksums are the same 1 = Checksums are not the same</td> </tr> </tbody> </table>										Bit	Description	Action	D7	Register Loading Detection	Invert the D7 bit when the EEPROM and register values are the same.	D6	Functionality Detection	Invert the D6 bit when the chip meets user's functionality requirements.	D0
Bit	Description	Action																			
D7	Register Loading Detection	Invert the D7 bit when the EEPROM and register values are the same.																			
D6	Functionality Detection	Invert the D6 bit when the chip meets user's functionality requirements.																			
D0	Checksums Comparison	0 = Checksums are the same 1 = Checksums are not the same																			
Restriction		It will be necessary to wait 300ms after there is the last write access on Page 0 area registers before there can read Bit D0 value.																			
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																				
Sleep In	Yes																				
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h		
Status	Default Value																				
Power On Sequence	00h																				
S/W Reset	00h																				
H/W Reset	00h																				
Flow Chart		<p>The flowchart illustrates the sequence of operations. It begins with a rectangular box labeled "Read RDDSDR". An arrow points down from this box to a parallelogram labeled "Send Parameter". A horizontal dotted line, labeled "Host" above and "Display" below, connects the bottom of the "Read RDDSDR" box to the "Send Parameter" parallelogram. To the right of the flowchart is a legend box titled "Legend". Inside the legend box are six items, each with a specific symbol: "Command" (a rectangle), "Parameter" (a rectangle with a diagonal line), "Display" (a left-pointing triangle), "Action" (a right-pointing triangle), "Mode" (an oval), and "Sequential transfer" (an oval with a diagonal line).</p>																			

5.3.10. Sleep In (10h)

Command Page			Page 0																				
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default												
10h	-	W	No Argument																				
Description		10h: SLPIN (Sleep In). This command causes the ILI9881C to enter the minimum power consumption mode. In this mode, the DC/DC converter, Internal oscillator, and panel scanning are all stopped.																					
		 MCU interface and memory are still working and the memory can keep its contents. Ambient light based control is off. Backlights and display are off. Dimming function does not work when there is changing mode from Sleep Out to Sleep In.																					
		This command has no effect when the module is already in the Sleep In mode. To leave the Sleep In Mode, only the Sleep Out Command (11h) is workable. It is necessary to wait 5msec before sending the next command; this is to allow time for the supply voltages and clock circuits to become stable. It is necessary to wait 120msec after sending the Sleep Out command (when in the Sleep In Mode) before the Sleep In command can be sent.																					
		<table border="1" data-bbox="600 1006 1283 1140"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																						
<table border="1" data-bbox="679 1208 1203 1343"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>Power On Sequence</td> <td>Sleep In Mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep In Mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep In Mode</td> </tr> </table>												Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode				
Status	Default Value																						
Power On Sequence	Sleep In Mode																						
S/W Reset	Sleep In Mode																						
H/W Reset	Sleep In Mode																						
It takes 120msec to get into Sleep In mode after SLPIN command issued.																							



5.3.11. Sleep Out (11h)

Command Page			Page 0																				
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default												
11h	-	W	No Argument																				
Description		11h: SLPOUT (Sleep Out). This command turns off the sleep mode. In this mode, the DC/DC converter is enabled, the Internal oscillator is started, and the panel scanning is started.																					
Restriction		This command has no effect when the module is already in the Sleep Out mode. To leave the Sleep Out mode, only the Sleep In command (10h), SW Reset Command (01h) or HW Reset are workable. It is necessary to wait 5msec before sending the next command; this is to allow time for the supply voltages and clock circuits to become stable. The Driver IC loads all display supplier's factory default values to the registers during this 5msec. There cannot be any abnormal visual effect on the display image if factory default and register values are the same when this load is done and when the Driver IC is already in the Sleep Out mode. During this 5msec, the Driver IC also performs self-diagnostic functions. It is necessary to wait 120msec after sending the Sleep In command (when in the Sleep Out mode) before the Sleep Out command can be sent.																					
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																						
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Sleep In Mode</td> </tr> <tr> <td>S/W Reset</td> <td>Sleep In Mode</td> </tr> <tr> <td>H/W Reset</td> <td>Sleep In Mode</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode		
Status	Default Value																						
Power On Sequence	Sleep In Mode																						
S/W Reset	Sleep In Mode																						
H/W Reset	Sleep In Mode																						
Flow Chart		<p>It takes 120msec to become Sleep Out mode after SLPOUT command issued.</p> <pre> graph TD SLPOUT[SLPOUT] --> StartOsc[Start Internal Oscillator] StartOsc --> StartDCDC[Start up DC:DC Converter] StartDCDC --> ChargeOffset[Charge Offset voltage for Display Panel] ChargeOffset --> DisplayBlank[Display whole blank screen for 2 frames Automatically no effect to DISP ON/OFF Commands] DisplayBlank --> DisplayMemory[Display Memory contents In accordance with the current command table settings] DisplayMemory --> SleepOutMode(Sleep Out mode) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																					



5.3.12. Normal Display Mode On (13h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
13h	-	W	No Argument																
Description		13h: NORON (Normal Display Mode On). This command returns the display to normal mode.																	
Restriction		This command has no effect when the Normal Display Mode is active.																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display Mode On</td> </tr> <tr> <td>S/W Reset</td> <td>Normal Display Mode On</td> </tr> <tr> <td>H/W Reset</td> <td>Normal Display Mode On</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	Normal Display Mode On	S/W Reset	Normal Display Mode On	H/W Reset	Normal Display Mode On	
Status	Default Value																		
Power On Sequence	Normal Display Mode On																		
S/W Reset	Normal Display Mode On																		
H/W Reset	Normal Display Mode On																		
Flow Chart																			

5.3.13. All Pixel Off (22h)

Command Page			Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
22h	-	W	No Argument																	
Description		<p>22h: ALLPOFF (All Pixels Off).</p> <p>This command turns the display panel black in 'Sleep Out' mode and a status bit of the 'Read Display Image Mode' register (0Dh) can be read.</p> <p>This command makes no change of contents of the input data (or frame memory). This command does not change any other status.</p>  <p>The diagram illustrates the state transition. On the left, labeled 'Input Data/ Memory', is a 6x6 grid with red squares at positions (1,1), (1,2), (1,3), (2,1), (2,2), (2,3), (3,1), (3,2), and (3,3). An arrow points to the right, labeled 'Display Panel', which shows a solid black rectangle representing the screen after the command is executed.</p>																		
		<p>'All Pixels On' or 'Normal Display Mode On' commands are used to leave this mode. When ILI9881C works in 'Idle Mode On' and 'Sleep Out' state, the display panel is showing the content of the frame memory after 'Normal Display Mode On' commands.</p>																		
Restriction	This command has no effect when module is already in all pixels off mode.																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>S/W Reset</td> <td>OFF</td> </tr> <tr> <td>H/W Reset</td> <td>OFF</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF
Status	Default Value																			
Power On Sequence	OFF																			
S/W Reset	OFF																			
H/W Reset	OFF																			
Flow Chart	 <pre> graph TD A([Normal Display Mode On]) --> B[ALLPOFF] B --> C([Black Display]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																			



5.3.14. All Pixel On (23h)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
23h	-	W	No Argument																			
Description		<p>23h: ALLPON (All Pixels On).</p> <p>This command turns the display panel white in 'Sleep out' mode and a status bit of the 'Read Display Image Mode' register (0Dh) can be read.</p> <p>This command makes no change of contents of the input data (or frame memory). This command does not change any other status.</p>  <p>'All Pixels Off' or 'Normal Display Mode On' commands are used to leave this mode.</p> <p>When ILI9881C works in 'Idle Mode On' and 'Sleep Out' state, the display panel is showing the content of the frame memory after 'Normal Display Mode On' commands.</p>																				
Restriction	This command has no effect when module is already in all pixels on mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>S/W Reset</td> <td>OFF</td> </tr> <tr> <td>H/W Reset</td> <td>OFF</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF		
Status	Default Value																					
Power On Sequence	OFF																					
S/W Reset	OFF																					
H/W Reset	OFF																					
Flow Chart	 <pre> graph TD A([Normal Display Mode On]) --> B[ALLPON] B --> C([White Display]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																					



5.3.15. Gamma Set (26h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
26h	1st	W	0	0	0	0				GC [3:0]	01h								
Description		26h: GAMSET (Gamma Set). This command is used to select the desired Gamma curve for the current display. A maximum of 1 fixed Gamma curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table below: <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>GC [3:0]</th> <th>Curve Selected</th> </tr> <tr> <td>1h</td> <td>Gamma curve 1</td> </tr> <tr> <td>Other</td> <td>Reserved</td> </tr> </table> <p><i>Note: All others value are undefined.</i></p>											GC [3:0]	Curve Selected	1h	Gamma curve 1	Other	Reserved	
GC [3:0]	Curve Selected																		
1h	Gamma curve 1																		
Other	Reserved																		
Restriction		Values of GC [3:0] not shown in the table above are invalid and will not change the current selected Gamma curve until a valid value is received.																	
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>Power On Sequence</td> <td>01h</td> </tr> <tr> <td>S/W Reset</td> <td>01h</td> </tr> <tr> <td>H/W Reset</td> <td>01h</td> </tr> </table>										Status	Default Value	Power On Sequence	01h	S/W Reset	01h	H/W Reset	01h
Status	Default Value																		
Power On Sequence	01h																		
S/W Reset	01h																		
H/W Reset	01h																		
Flow Chart		<pre> graph TD Start[GAMSET] --> Param[/GC[7..0]/] Param --> End{New Gamma Curve Loaded} </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																	

5.3.16. Display Off (28h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
28h	-	W									-								
		28h: DISPOFF (Display Off) This command is used to enter into the Display Off mode. Output from the input data (or frame memory) is disabled and a blank page inserted. This command makes no change of contents of the input data (or frame memory) and does not change any other status. There will be no abnormal visible effect on the display.																	
Description		<p style="text-align: center;">Input Data/ Memory</p> 																	
Restriction		This command has no effect when the module is already in the Display Off mode.																	
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off
Status	Default Value																		
Power On Sequence	Display Off																		
S/W Reset	Display Off																		
H/W Reset	Display Off																		
Flow Chart		 <pre> graph TD A([Display On Mode]) --> B[DISPOFF] B --> C([Display Off Mode]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																	


5.3.17. Display ON (29h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
29h	-	W									-								
Description		29h: DISPON (Display On). This command is used to recover from the Display Off mode. Output from the input data (or frame memory) is enabled. This command makes no change of contents of the input data (or frame memory) and does not change any other status.																	
Input Data/ Memory																			
Display Panel																			
Restriction		This command has no effect when the ILI9881C is already in the Display On mode.																	
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>S/W Reset</td> <td>Display Off</td> </tr> <tr> <td>H/W Reset</td> <td>Display Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off
Status	Default Value																		
Power On Sequence	Display Off																		
S/W Reset	Display Off																		
H/W Reset	Display Off																		
Flow Chart																			


5.3.18. Memory Write (2Ch)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
2Ch	1st	W	D1[23:16]																			
	2nd	W	D1[15:8]																			
	3rd	W	D1[7:0]																			
	...	W	...																			
	Nth	W	Dn[7:0]																			
Description		<p>2Ch: RAMWR (Memory Write).</p> <p>This command transfers data from the MCU to the Frame Memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to zero.</p> <p>Then D[23:0] is stored in the Frame Memory and the column register and the page register incremented at the same time. Sending any other command can stop frame Write.</p>																				
Restriction		<p>This command's parameter length must be based on 2 pixel data length (6 bytes) (N=3 x n, N is multiple of 6).</p> <p>When ILI9881C's work state is "Normal Mode On, Idle Mode Off, Sleep Out", full-resolution frame data must be send by Memory Write (2Ch) and Memory Write Continue (3Ch) command.</p> <p>Transmission sequences: LP_00 → HS for R2Ch → LP_00 → HS for R3Ch → LP_00 → HS for CMD → LP_00</p>																				
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>S/W Reset</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>H/W Reset</td> <td>Contents of memory is set randomly</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	Contents of memory is set randomly	S/W Reset	Contents of memory is set randomly	H/W Reset	Contents of memory is set randomly		
Status	Default Value																					
Power On Sequence	Contents of memory is set randomly																					
S/W Reset	Contents of memory is set randomly																					
H/W Reset	Contents of memory is set randomly																					
Flow Chart		<pre> graph TD RAMWR[RAMWR] --> ImageData((Image Data D1[23:0], D2[23:0], ..., Dn[23:0])) ImageData --> AnyCommand[Any Command] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																				



5.3.19. Tearing Effect Line Off (34h)

Command Page			Page 0																				
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default												
34h	-	W	No Argument			-																	
Description		34h: TEOFF (Tearing Effect Line OFF). This command is used to turn off the Display module's Tearing Effect output signal from the TE signal line.																					
Restriction		This command has no effect when the Tearing Effect output is already off.																					
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																						
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Off</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off			
Status	Default Value																						
Power On Sequence	Off																						
S/W Reset	Off																						
H/W Reset	Off																						
Flow Chart		 <pre> graph TD A([TE Line Output ON]) --> B[TEOFF] B --> C([TE Line Output OFF]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																					

5.3.20. Tearing Effect Line On (35h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
35h	1st	W	0	0	0	0	0	0	0	M	00								
Description		35h: TEON (Tearing Effect Line ON). This command is used to turn on the Tearing Effect output signal from the TE signal line. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0 : The Tearing Effect Output line consists of V-Blanking information only:  When M=1 : The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information: 																	
		<p><i>Note : The Tearing Effect Output line shall be low when the display module is in Sleep mode</i></p>																	
Restriction	This command has no effect when the Tearing Effect output is already ON.																		
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Off</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off
Status	Default Value																		
Power On Sequence	Off																		
S/W Reset	Off																		
H/W Reset	Off																		

Flow Chart



5.3.21. Memory Access Control (36h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
36h	1st	W	0	0	0	0	BGR	0	0	0	00h								
		36h: MADCTL (Memory Access Control). This command makes no change on the other status of the driver.																	
Description		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>D3</td> <td>BGR</td> <td>RGB/BGR Order</td> <td>Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)</td> </tr> </tbody> </table>										Bit	Symbol	Name	Description	D3	BGR	RGB/BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)
Bit	Symbol	Name	Description																
D3	BGR	RGB/BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)																
Restriction		None																	
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart																			

5.3.22. Idle Mode Off (38h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
38h	-	W									-								
Description		38h: IDMOFF (Idle mode off). This command causes the Display module to exit the Idle mode. In the Idle Mode Off, the display panel can display a maximum of 16.7M colors.																	
Restriction		This command has no effect when the module is already in the Idle Mode Off.																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode Off</td> </tr> <tr> <td>H/W Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off	H/W Reset	Idle Mode Off
Status	Default Value																		
Power On Sequence	Idle Mode Off																		
S/W Reset	Idle Mode Off																		
H/W Reset	Idle Mode Off																		
Flow Chart		<pre> graph TD A([Idle on mode]) --> B[IDMOFF] B --> C([Idle off mode]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																	

5.3.23. Idle Mode On (39h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
39h	-	W									-								
		No Argument																	
Description		<p>39h: IDMON (Idle mode on).</p> <p>This command is used to enter into the Idle Mode On. In the Idle Mode On, color expression is reduced.</p> <p>The display panel shows de-compressed content of frame memory in the Idle Mode On and Sleep Out states.</p> <p>The primary color of "Normal Black" panel is black, the secondary color is defined by "Write Idle Mode Color" (80h) command.</p>																	
Restriction		This command has no effect when the module is already in the Idle Mode On.																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>S/W Reset</td> <td>Idle Mode Off</td> </tr> <tr> <td>H/W Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off	H/W Reset	Idle Mode Off
Status	Default Value																		
Power On Sequence	Idle Mode Off																		
S/W Reset	Idle Mode Off																		
H/W Reset	Idle Mode Off																		
Flow Chart		<pre> graph TD A([Idle off mode]) --> B[IDMON] B --> C([Idle on mode]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																	



5.3.24. Interface Pixel Format (3Ah)

Command Page		Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default										
3Ah	1st	W	0	0	0	0	0			DBI[2:0]	07h										
Description		<p>3A: COLMOD (Interface Pixel Format).</p> <p>This command is used to define the format of RGB picture data, which is to be transferred via the MIPI DSI Command Mode. The formats are shown in the table:</p> <table border="1"> <thead> <tr> <th>Interface Format</th> <th>DBI[2:0]</th> </tr> </thead> <tbody> <tr><td>Not Defined</td><td>000</td></tr> <tr><td>Not Defined</td><td>001</td></tr> <tr><td>Not Defined</td><td>010</td></tr> <tr><td>Not Defined</td><td>011</td></tr> <tr><td>Not Defined</td><td>100</td></tr> <tr><td>16 bit/pixel</td><td>101</td></tr> <tr><td>18 bit/pixel</td><td>110</td></tr> <tr><td>24 bit/pixel</td><td>111</td></tr> </tbody> </table>		Interface Format	DBI[2:0]	Not Defined	000	Not Defined	001	Not Defined	010	Not Defined	011	Not Defined	100	16 bit/pixel	101	18 bit/pixel	110	24 bit/pixel	111
Interface Format	DBI[2:0]																				
Not Defined	000																				
Not Defined	001																				
Not Defined	010																				
Not Defined	011																				
Not Defined	100																				
16 bit/pixel	101																				
18 bit/pixel	110																				
24 bit/pixel	111																				
Restriction																					
There is no visible effect until the Frame Memory is written to.																					
Register Availability																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
Status	Availability																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																				
Sleep In	Yes																				
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>07h</td></tr> <tr><td>S/W Reset</td><td>07h</td></tr> <tr><td>H/W Reset</td><td>07h</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h										
Status	Default Value																				
Power On Sequence	07h																				
S/W Reset	07h																				
H/W Reset	07h																				
Flow Chart		<pre> graph TD A([16 Bit/Pixel Mode]) --> B[COLMOD] B --> C{111} C --> D([24 Bit/Pixel Mode]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																			

5.3.25. Memory Write Continue (3Ch)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
3Ch	1st	W	D1[23:16]																			
	2nd	W	D1[15:8]																			
	3rd	W	D1[7:0]																			
	...	W	...																			
	Nth	W	Dn[7:0]																			
Description		<p>3Ch: RAMWRC (Memory Write Continue).</p> <p>This command is used to transfer data from the MCU to the Frame Memory, if want to continue the Frame Memory write after the “Memory Write (2Ch)” command. This command makes no change to the status of the other driver.</p> <p>When this command is accepted, the column register and the page register are not reset to zero since it has been done on “Memory Write (2Ch)” command.</p> <p>Sending any other command can stop frame Write.</p>																				
Restriction		<p>This command's parameter length must be based on 2 pixel data length (6 bytes) (N=3 x n, N is multiple of 6).</p> <p>Transmission sequences: LP_00 → HS for R2Ch → LP_00 → HS for R3Ch → LP_00 → HS for CMD → LP_00</p>																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>S/W Reset</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>H/W Reset</td> <td>Contents of memory is set randomly</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	Contents of memory is set randomly	S/W Reset	Contents of memory is set randomly	H/W Reset	Contents of memory is set randomly			
Status	Default Value																					
Power On Sequence	Contents of memory is set randomly																					
S/W Reset	Contents of memory is set randomly																					
H/W Reset	Contents of memory is set randomly																					
Default																						
Flow Chart		<pre> graph TD RAMWRC[RAMWRC] --> ImageData((Image Data D1[23:0], D2[23:0], ..., Dn[23:0])) ImageData --> AnyCommand[Any Command] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																				

5.3.26. Set_Tear_Scanline (44h)

Command Page			Page 0									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default	
44h	1st	W	0	0	0	0	0	TE_LINE[10:8]			00h	
	2nd	W	TE_LINE[7:0]									00h
Description		<p>44h: SET_TEAR_SCANLINE.</p> <p>This command turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N.</p> <p>The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. After issuing a set_tear_scanline command to the display module, the Tearing Effect output signal, e.g. as in DBI-2 systems, shall be a delayed version of V-Blanking information as illustrated by below figure.</p> <p>In other words, the TE pulse width needs to be identical with normal mode Vsync related TE pulse.</p>  <p>Note that set_tear_scanline with N = 0 is equivalent to set_tear_on with M = 0.</p> <p>The Tearing Effect Output line shall be active low when the display module is in Sleep mode.</p>										
		<p>This command takes affect on the frame following the current frame.</p> <p>Therefore, if the Tear Effect (TE) output is already ON, the TE output shall continue to operate as programmed by the previous set_tear_on, or set_tear_scanline, command until the end of the frame.</p>										
		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>No</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	No	
Status	Availability											
Normal Mode On, Idle Mode Off, Sleep Out	Yes											
Normal Mode On, Idle Mode On, Sleep Out	Yes											
Sleep In	No											
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N=0</td> </tr> <tr> <td>S/W Reset</td> <td>N=0</td> </tr> <tr> <td>H/W Reset</td> <td>N=0</td> </tr> </tbody> </table>		Status	Default Value	Power On Sequence	N=0	S/W Reset	N=0	H/W Reset	N=0			
Status	Default Value											
Power On Sequence	N=0											
S/W Reset	N=0											
H/W Reset	N=0											
Flow Chart												







5.3.27. Get_Tear_Scanline (45h)

Command Page			Page 0																						
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default														
45h	1st	R	0	0	0	0	0	TE_LINE[10:8]			00h														
	2nd	R	TE_LINE[7:0]									00h													
Description		45h: GET_TEAR_SCANLINE. This command returns setting value of Set_Tear_Scanline command (44h).																							
Restriction		None																							
Register Availability	<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>No</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	No					
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	No																								
<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N=0</td> </tr> <tr> <td>S/W Reset</td> <td>N=0</td> </tr> <tr> <td>H/W Reset</td> <td>N=0</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	N=0	S/W Reset	N=0	H/W Reset	N=0						
Status	Default Value																								
Power On Sequence	N=0																								
S/W Reset	N=0																								
H/W Reset	N=0																								
Flow Chart	<p>The flowchart illustrates the sequence of operations for the Get_Tear_Scanline command. It begins with a rectangular box labeled "Read GET_TEAR_SCANLINE". This is followed by two parallel downward-pointing arrows, each labeled "Send 1st Parameter" and "Send 2nd Parameter". To the right of the flowchart, a legend titled "Legend" provides the key for the symbols used in the diagram:</p> <ul style="list-style-type: none"> Command: Square Parameter: Square with diagonal line Display: Right-pointing triangle Action: Left-pointing triangle Mode: Oval Sequential transfer: Oval with circle 																								


5.3.28. Write Display Brightness Value (51h)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
51h	1st	W	0	0	0	0	DBV[11:8]			00h																	
	2nd	W	DBV[7:0]									00h															
Description		51h: WRDISBV (Write Display Brightness). This command is used to adjust the brightness value of the display. DBV[11:0]: 12 bit, for display brightness of manual brightness setting and the CABC in the ILI9881C. PWM output signal and LEDPWM pin will control the LED driver IC in order to control the display brightness. In principle relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness.																									
Restriction		None																									
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h						
Status	Default Value																										
Power On Sequence	00h_00h																										
S/W Reset	00h_00h																										
H/W Reset	00h_00h																										
Flow Chart		<pre> graph TD WRDISBV[WRDISBV] --> DBV_MSB[DBV (MSB)] DBV_MSB --> DBV_LSB[DBV (LSB)] DBV_LSB --> NewDisplayBrightnessValueLoaded{New Display Brightness Value Loaded} </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									

5.3.29. Read Display Brightness Value (52h)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
52h	1st	R	0	0	0	0	DBV[11:8]			00h																	
	2nd	R	DBV[7:0]									00h															
Description		52h: RDDISBV (Read Display Brightness Value). This command returns the brightness value of the display. It should be checked what the relationship between this returned value and output brightness of the display. This relationship is defined on the display module specification. In principle the relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness. DBV[11:0] is reset when display is in sleep-in mode. DBV[11:0] is '0' when bit BCTRL of "5.3.30Write CTRL Display Value (53h)" command is '0'. DBV[11:0] is manual set brightness specified with "5.3.30Write CTRL Display Value (53h)" command when bit BCTRL is '1'.																									
		Restriction																									
		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>Power On Sequence</td> <td>00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h</td> </tr> </table>												Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h								
Status	Default Value																										
Power On Sequence	00h_00h																										
S/W Reset	00h_00h																										
H/W Reset	00h_00h																										
 <div style="border: 1px dashed black; padding: 5px; float: right; margin-top: -100px;"> Legend Command Parameter Display Action Mode Sequential transfer </div>																											
Flow Chart																											

5.3.30. Write CTRL Display Value (53h)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
53h	1st	W	0	0	BCTRL	0	DD	BL	0	0	00h											
Description		53h: WRCTRLD (Write Control Display). This command is used to control the display brightness. BCTRL: Brightness Control Block On/Off. This bit is always used to switch brightness for display. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>BCTRL</th><th>Description</th></tr> <tr> <td>0</td><td>Brightness Control Block Off (DBV[11:0] = 0000h)</td></tr> <tr> <td>1</td><td>Brightness Control Block On (DBV[11:0] is active)</td></tr> </table> DD: Display Dimming Control. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>DD</th><th>Description</th></tr> <tr> <td>0</td><td>Display Dimming Off</td></tr> <tr> <td>1</td><td>Display Dimming On</td></tr> </table> BL: Backlight Control On/Off <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>BL</th><th>Description</th></tr> <tr> <td>0</td><td>Backlight Control Off</td></tr> <tr> <td>1</td><td>Backlight Control On</td></tr> </table> Dimming function is adapted to the brightness registers for display when the bit BCTRL is changed at DD = 1, e.g. BCTRL: 0-> 1 or 1-> 0. When the BL bit changes from 'ON' to 'OFF', backlight is turned off without gradual dimming, even if Display Dimming On (DD = 1) are selected.			BCTRL	Description	0	Brightness Control Block Off (DBV[11:0] = 0000h)	1	Brightness Control Block On (DBV[11:0] is active)	DD	Description	0	Display Dimming Off	1	Display Dimming On	BL	Description	0	Backlight Control Off	1	Backlight Control On
BCTRL	Description																					
0	Brightness Control Block Off (DBV[11:0] = 0000h)																					
1	Brightness Control Block On (DBV[11:0] is active)																					
DD	Description																					
0	Display Dimming Off																					
1	Display Dimming On																					
BL	Description																					
0	Backlight Control Off																					
1	Backlight Control On																					
Restriction		None																				
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th><th>Availability</th></tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th><th>Default Value</th></tr> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>S/W Reset</td><td>00h</td></tr> <tr> <td>H/W Reset</td><td>00h</td></tr> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h					
Status	Default Value																					
Power On Sequence	00h																					
S/W Reset	00h																					
H/W Reset	00h																					
 <div style="border: 1px dashed black; padding: 5px; margin-top: 10px;"> Legend <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer </div>																						
Flow Chart																						

5.3.31. Read CTRL Display Value (54h)

Command Page			Page 0																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																			
54h	1st	R	0	0	BCTRL	0	DD	BL	0	0	00h																			
Description		54h: RDCTRLD (Read Control Value Display). This command returns the display brightness control values. BCTRL: Brightness Control Block On/Off. This bit is always used to switch brightness for display. <table border="1"> <thead> <tr> <th>BCTRL</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Brightness Control Block Off (DBV[11:0] = 0000h)</td></tr> <tr> <td>1</td><td>Brightness Control Block On (DBV[11:0] is active)</td></tr> </tbody> </table> DD: Display Dimming Control. <table border="1"> <thead> <tr> <th>DD</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Display Dimming Off</td></tr> <tr> <td>1</td><td>Display Dimming On</td></tr> </tbody> </table> BL: Backlight Control On/Off <table border="1"> <thead> <tr> <th>BL</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Backlight Control Off</td></tr> <tr> <td>1</td><td>Backlight Control On</td></tr> </tbody> </table> Dimming function is adapted to the brightness registers for display when the bit BCTRL is changed at DD = 1, e.g. BCTRL: 0-> 1 or 1-> 0. When the BL bit changes from 'ON' to 'OFF', backlight is turned off without gradual dimming, even if Display Dimming On (DD = 1) are selected.											BCTRL	Description	0	Brightness Control Block Off (DBV[11:0] = 0000h)	1	Brightness Control Block On (DBV[11:0] is active)	DD	Description	0	Display Dimming Off	1	Display Dimming On	BL	Description	0	Backlight Control Off	1	Backlight Control On
BCTRL	Description																													
0	Brightness Control Block Off (DBV[11:0] = 0000h)																													
1	Brightness Control Block On (DBV[11:0] is active)																													
DD	Description																													
0	Display Dimming Off																													
1	Display Dimming On																													
BL	Description																													
0	Backlight Control Off																													
1	Backlight Control On																													
Restriction	None																													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes											
Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																													
Sleep In	Yes																													
<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>S/W Reset</td><td>00h</td></tr> <tr> <td>H/W Reset</td><td>00h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h												
Status	Default Value																													
Power On Sequence	00h																													
S/W Reset	00h																													
H/W Reset	00h																													
Flow Chart																														

5.3.32. Write Power Save (55h)

Command Page		Page 0																																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																		
55h	1st	W	PWRSAVE[7:0]										00h																																
Description	55h: PWRSAVE (Write Power Save). This command is used to write the settings for power save control functionalities.																																												
	<table border="1"> <thead> <tr> <th>PWRSAVE[7:0]</th> <th>Function</th> <th>Note</th> </tr> </thead> <tbody> <tr><td>00000000</td><td>Power Save Off</td><td>-</td></tr> <tr><td>00000001</td><td>Power Save Low</td><td>Conservative Setting of CABC/DBLC</td></tr> <tr><td>00000010</td><td>Power Save Medium</td><td>Medium Setting of CABC/DBLC</td></tr> <tr><td>00000011</td><td>Power Save High</td><td>Aggressive Setting of CABC/DBLC</td></tr> <tr><td>1000XXXX</td><td>IE On – Low</td><td>Low Enhancement of LCD</td></tr> <tr><td>1001XXXX</td><td>IE On – Medium</td><td>Medium Enhancement of LCD</td></tr> <tr><td>1011XXXX</td><td>IE On – High</td><td>High Enhancement of LCD</td></tr> <tr><td>0100XXXX</td><td>SRE - Low</td><td>Sunlight readability enhancement</td></tr> <tr><td>0101XXXX</td><td>SRE - Medium</td><td>Sunlight readability enhancement</td></tr> <tr><td>0110XXXX</td><td>SRE - High</td><td>Sunlight readability enhancement</td></tr> <tr><td>Others</td><td>Reserved</td><td>-</td></tr> </tbody> </table>										PWRSAVE[7:0]	Function	Note	00000000	Power Save Off	-	00000001	Power Save Low	Conservative Setting of CABC/DBLC	00000010	Power Save Medium	Medium Setting of CABC/DBLC	00000011	Power Save High	Aggressive Setting of CABC/DBLC	1000XXXX	IE On – Low	Low Enhancement of LCD	1001XXXX	IE On – Medium	Medium Enhancement of LCD	1011XXXX	IE On – High	High Enhancement of LCD	0100XXXX	SRE - Low	Sunlight readability enhancement	0101XXXX	SRE - Medium	Sunlight readability enhancement	0110XXXX	SRE - High	Sunlight readability enhancement	Others	Reserved
PWRSAVE[7:0]	Function	Note																																											
00000000	Power Save Off	-																																											
00000001	Power Save Low	Conservative Setting of CABC/DBLC																																											
00000010	Power Save Medium	Medium Setting of CABC/DBLC																																											
00000011	Power Save High	Aggressive Setting of CABC/DBLC																																											
1000XXXX	IE On – Low	Low Enhancement of LCD																																											
1001XXXX	IE On – Medium	Medium Enhancement of LCD																																											
1011XXXX	IE On – High	High Enhancement of LCD																																											
0100XXXX	SRE - Low	Sunlight readability enhancement																																											
0101XXXX	SRE - Medium	Sunlight readability enhancement																																											
0110XXXX	SRE - High	Sunlight readability enhancement																																											
Others	Reserved	-																																											
CABC = Content Adaptive Brightness Control																																													
DBLC = Dynamic Backlight Control																																													
IE = Image Enhancement																																													
Restriction	None																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																										
Status	Availability																																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																																												
Sleep In	Yes																																												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h</td></tr> <tr><td>S/W Reset</td><td>00h</td></tr> <tr><td>H/W Reset</td><td>00h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h																										
Status	Default Value																																												
Power On Sequence	00h																																												
S/W Reset	00h																																												
H/W Reset	00h																																												
Flow Chart	<pre> graph TD A[WRPWRSAVE] --> B[Parameter] B --> C{New Power Save Mode} style C fill:none,stroke:none style A fill:none,stroke:none style B fill:none,stroke:none style C fill:none,stroke:none style D[Legend] fill:none,stroke:none style D rect,stroke:1px solid black,stroke-width:1px style D1[Command] fill:none,stroke:none style D2[Parameter] fill:none,stroke:none style D3[Display] fill:none,stroke:none style D4[Action] fill:none,stroke:none style D5[Mode] fill:none,stroke:none style D6[Sequential transfer] fill:none,stroke:none D --- D1 D --- D2 D --- D3 D --- D4 D --- D5 D --- D6 </pre>																																												

5.3.33. Read Power Save (56h)

Command Page		Page 0																																													
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
56h	1st	R	PWRSAVE[7:0]																																												
		56h: RDPWRSAVE (Read Power Save). This command is used to read the settings for power save control functionalities.																																													
Description		<table border="1"> <thead> <tr> <th>PWRSAVE[7:0]</th> <th>Function</th> <th>Note</th> </tr> </thead> <tbody> <tr><td>00000000</td><td>Power Save Off</td><td>-</td></tr> <tr><td>00000001</td><td>Power Save Low</td><td>Conservative Setting of CABC/DBLC</td></tr> <tr><td>00000010</td><td>Power Save Medium</td><td>Medium Setting of CABC/DBLC</td></tr> <tr><td>00000011</td><td>Power Save High</td><td>Aggressive Setting of CABC/DBLC</td></tr> <tr><td>1000XXXX</td><td>IE On – Low</td><td>Low Enhancement of LCD</td></tr> <tr><td>1001XXXX</td><td>IE On – Medium</td><td>Medium Enhancement of LCD</td></tr> <tr><td>1011XXXX</td><td>IE On – High</td><td>High Enhancement of LCD</td></tr> <tr><td>0100XXXX</td><td>SRE - Low</td><td>Sunlight readability enhancement</td></tr> <tr><td>0101XXXX</td><td>SRE - Medium</td><td>Sunlight readability enhancement</td></tr> <tr><td>0110XXXX</td><td>SRE - High</td><td>Sunlight readability enhancement</td></tr> <tr> <td>Others</td><td>Reserved</td><td>-</td></tr> </tbody> </table> <p>CABC = Content Adaptive Brightness Control DBLC = Dynamic Backlight Control IE = Image Enhancement</p>										PWRSAVE[7:0]	Function	Note	00000000	Power Save Off	-	00000001	Power Save Low	Conservative Setting of CABC/DBLC	00000010	Power Save Medium	Medium Setting of CABC/DBLC	00000011	Power Save High	Aggressive Setting of CABC/DBLC	1000XXXX	IE On – Low	Low Enhancement of LCD	1001XXXX	IE On – Medium	Medium Enhancement of LCD	1011XXXX	IE On – High	High Enhancement of LCD	0100XXXX	SRE - Low	Sunlight readability enhancement	0101XXXX	SRE - Medium	Sunlight readability enhancement	0110XXXX	SRE - High	Sunlight readability enhancement	Others	Reserved	-
PWRSAVE[7:0]	Function	Note																																													
00000000	Power Save Off	-																																													
00000001	Power Save Low	Conservative Setting of CABC/DBLC																																													
00000010	Power Save Medium	Medium Setting of CABC/DBLC																																													
00000011	Power Save High	Aggressive Setting of CABC/DBLC																																													
1000XXXX	IE On – Low	Low Enhancement of LCD																																													
1001XXXX	IE On – Medium	Medium Enhancement of LCD																																													
1011XXXX	IE On – High	High Enhancement of LCD																																													
0100XXXX	SRE - Low	Sunlight readability enhancement																																													
0101XXXX	SRE - Medium	Sunlight readability enhancement																																													
0110XXXX	SRE - High	Sunlight readability enhancement																																													
Others	Reserved	-																																													
Restriction		None																																													
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h</td></tr> <tr><td>S/W Reset</td><td>00h</td></tr> <tr><td>H/W Reset</td><td>00h</td></tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h																														
Status	Default Value																																														
Power On Sequence	00h																																														
S/W Reset	00h																																														
H/W Reset	00h																																														
Flow Chart		<pre> graph TD A[Read RDPWRSAVE] --> B[Send Parameter] B --> C[Host] B --> D[Display] </pre>																																													
		<p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																													

5.3.34. Stop Transition (59h)

Command Page			Page 0																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
59h	-	W	No Argument																			
Description		59h: STOP_TR (Stop Transition). When DD bit status of “5.3.30Write CTRL Display Value (53h)” register is ‘1’, applying this command instantly stops the ongoing transition of Display Dimming. When display module receives this command, the current output value stays active.																				
Restriction		This command has no effect when Display Dimming transition is not active.																				
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>Power On Sequence</td> <td>Off</td> </tr> <tr> <td>S/W Reset</td> <td>Off</td> </tr> <tr> <td>H/W Reset</td> <td>Off</td> </tr> </table>											Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off		
Status	Default Value																					
Power On Sequence	Off																					
S/W Reset	Off																					
H/W Reset	Off																					
Flow Chart		<pre> graph TD A([Display Dimming transition is active]) --> B[STOP TR] B --> C([Stop ongoing transition]) </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																				

5.3.35. Write CABC Minimum Brightness (5Eh)


Command Page			Page 0																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default															
5Eh	1st	W	0	0	0	0	CMB[11:8]			00h																
	2nd	W	CMB[7:0]									00h														
Description		5Eh: WRCABCMB (Write CABC minimum brightness). This command is used to set the minimum brightness value of the display for CABC function. In principle relationship is that 0000h value means the lowest brightness for CABC and 0FFFh value means the highest brightness for CABC.																								
Restriction		None																								
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h						
Status	Default Value																									
Power On Sequence	00h_00h																									
S/W Reset	00h_00h																									
H/W Reset	00h_00h																									
Flow Chart		<pre> graph TD A[WRCABCMB] --> B[CMB[7..0]] B --> C{New Display Luminance Value Loaded} </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																								

5.3.36. Read CABC Minimum Brightness (5Fh)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
5Eh	1st	R	0	0	0	0	CMB[11:8]			00h																	
	2nd	R	CMB[7:0]									00h															
Description		5Fh: RDCABCMB (Read CABC Minimum Brightness). This command returns the minimum brightness value of CABC function. In principle the relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness. CMB[11:0] is CABC minimum brightness specified by the Write CABC minimum brightness (5Eh) command.																									
Restriction		None																									
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h						
Status	Default Value																										
Power On Sequence	00h_00h																										
S/W Reset	00h_00h																										
H/W Reset	00h_00h																										
Flow Chart		<p>The flowchart illustrates the data exchange between the Host and the Display. The Host initiates the process by sending a command (Read RDCABCMB) to the Display. The Display then responds by sending a parameter (the CABC minimum brightness value).</p> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																									


5.3.37. Set Transition Time (68h)

Command Page			Page 0																																						
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																														
68h	1st	W									00h																														
	2nd	W									00h																														
68h: SET_TT (Set Transition Time).																																									
This command controls the total transition time of Display Dimming function.																																									
Transition time is adjusted with two parameters, defining as follows:																																									
1 st Parameter TT_STP [7:0] defines the number of dimming steps for transition.																																									
Description	<table border="1"> <thead> <tr> <th>TT_STP [7:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>00h</td><td>1 step</td></tr> <tr><td>01h</td><td>2 step</td></tr> <tr><td>02h</td><td>4 step</td></tr> <tr><td>03h</td><td>8 step</td></tr> <tr><td>04h</td><td>16 step</td></tr> <tr><td>05h</td><td>32 step</td></tr> <tr><td>06h</td><td>64 step</td></tr> <tr><td>07h</td><td>128 step</td></tr> <tr><td>08h</td><td>256 step</td></tr> <tr><td>09h</td><td>512 step</td></tr> <tr><td>0Ah</td><td>1024 step</td></tr> <tr><td>0Bh</td><td>2048 step</td></tr> <tr><td>0Ch</td><td>4096 step</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>											TT_STP [7:0]	Description	00h	1 step	01h	2 step	02h	4 step	03h	8 step	04h	16 step	05h	32 step	06h	64 step	07h	128 step	08h	256 step	09h	512 step	0Ah	1024 step	0Bh	2048 step	0Ch	4096 step	Others	Reserved
TT_STP [7:0]	Description																																								
00h	1 step																																								
01h	2 step																																								
02h	4 step																																								
03h	8 step																																								
04h	16 step																																								
05h	32 step																																								
06h	64 step																																								
07h	128 step																																								
08h	256 step																																								
09h	512 step																																								
0Ah	1024 step																																								
0Bh	2048 step																																								
0Ch	4096 step																																								
Others	Reserved																																								
2 nd Parameter ST_TIM [7:0] defines the step time as frame units for each dimming step.																																									
<table border="1"> <thead> <tr> <th>ST_TIM [7:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>00h</td><td>1 step</td></tr> <tr><td>01h</td><td>2 step</td></tr> <tr><td>02h</td><td>3 step</td></tr> <tr><td>03h</td><td>4 step</td></tr> <tr><td>04h</td><td>5 step</td></tr> <tr><td>05h</td><td>6 step</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>FBh</td><td>252 step</td></tr> <tr><td>FCh</td><td>253 step</td></tr> <tr><td>FDh</td><td>254 step</td></tr> <tr><td>FEh</td><td>255 step</td></tr> <tr><td>FFh</td><td>256 step</td></tr> </tbody> </table>											ST_TIM [7:0]	Description	00h	1 step	01h	2 step	02h	3 step	03h	4 step	04h	5 step	05h	6 step	:	:	:	:	FBh	252 step	FCh	253 step	FDh	254 step	FEh	255 step	FFh	256 step			
ST_TIM [7:0]	Description																																								
00h	1 step																																								
01h	2 step																																								
02h	3 step																																								
03h	4 step																																								
04h	5 step																																								
05h	6 step																																								
:	:																																								
:	:																																								
FBh	252 step																																								
FCh	253 step																																								
FDh	254 step																																								
FEh	255 step																																								
FFh	256 step																																								
Thereby, total transition time for dimming can be calculated as follows:																																									
TT_STP [7:0] * ST_TIM [7:0] = TT, where TT unit is frame. Value 0000h means the transition is instant																																									
Restriction	None																																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																					
Status	Availability																																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																																								
Sleep In	Yes																																								


Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #cccccc;"> <th style="text-align: center; padding: 2px;">Status</th><th style="text-align: center; padding: 2px;">Default Value</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">Power On Sequence</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> <tr> <td style="text-align: center; padding: 2px;">S/W Reset</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> <tr> <td style="text-align: center; padding: 2px;">H/W Reset</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value								
Power On Sequence	00h_00h								
S/W Reset	00h_00h								
H/W Reset	00h_00h								
Flow Chart	 <pre> graph TD A[SET TT] --> B[TT_STP] B --> C[ST_TIM] C --> D{New TT setting loaded} </pre> <div style="border: 1px dashed black; padding: 5px; margin-top: 10px;"> Legend <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer </div>								

5.3.38. Get Transition Time (69h)

Command Page			Page 0																																						
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																														
69h	1st	R									00h																														
	2nd	R									00h																														
69h: GET_TT (Get Transition Time Value).																																									
This readout returns the Transition Time value of Display Dimming function, described in section “5.3.37 Set Transition Time (68h)”.																																									
Transition time is adjusted with two parameters, defining as follows:																																									
1 st Parameter TT_STP [7:0] defines the number of dimming steps for transition.																																									
Description	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">TT_STP [7:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>00h</td><td>1 step</td></tr> <tr><td>01h</td><td>2 step</td></tr> <tr><td>02h</td><td>4 step</td></tr> <tr><td>03h</td><td>8 step</td></tr> <tr><td>04h</td><td>16 step</td></tr> <tr><td>05h</td><td>32 step</td></tr> <tr><td>06h</td><td>64 step</td></tr> <tr><td>07h</td><td>128 step</td></tr> <tr><td>08h</td><td>256 step</td></tr> <tr><td>09h</td><td>512 step</td></tr> <tr><td>0Ah</td><td>1024 step</td></tr> <tr><td>0Bh</td><td>2048 step</td></tr> <tr><td>0Ch</td><td>4096 step</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>											TT_STP [7:0]	Description	00h	1 step	01h	2 step	02h	4 step	03h	8 step	04h	16 step	05h	32 step	06h	64 step	07h	128 step	08h	256 step	09h	512 step	0Ah	1024 step	0Bh	2048 step	0Ch	4096 step	Others	Reserved
TT_STP [7:0]	Description																																								
00h	1 step																																								
01h	2 step																																								
02h	4 step																																								
03h	8 step																																								
04h	16 step																																								
05h	32 step																																								
06h	64 step																																								
07h	128 step																																								
08h	256 step																																								
09h	512 step																																								
0Ah	1024 step																																								
0Bh	2048 step																																								
0Ch	4096 step																																								
Others	Reserved																																								
2 nd Parameter ST_TIM [7:0] defines the step time as frame units for each dimming step.																																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">ST_TIM [7:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>00h</td><td>1 step</td></tr> <tr><td>01h</td><td>2 step</td></tr> <tr><td>02h</td><td>3 step</td></tr> <tr><td>03h</td><td>4 step</td></tr> <tr><td>04h</td><td>5 step</td></tr> <tr><td>05h</td><td>6 step</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>FBh</td><td>252 step</td></tr> <tr><td>FCh</td><td>253 step</td></tr> <tr><td>FDh</td><td>254 step</td></tr> <tr><td>FEh</td><td>255 step</td></tr> <tr><td>FFh</td><td>256 step</td></tr> </tbody> </table>											ST_TIM [7:0]	Description	00h	1 step	01h	2 step	02h	3 step	03h	4 step	04h	5 step	05h	6 step	:	:	:	:	FBh	252 step	FCh	253 step	FDh	254 step	FEh	255 step	FFh	256 step			
ST_TIM [7:0]	Description																																								
00h	1 step																																								
01h	2 step																																								
02h	3 step																																								
03h	4 step																																								
04h	5 step																																								
05h	6 step																																								
:	:																																								
:	:																																								
FBh	252 step																																								
FCh	253 step																																								
FDh	254 step																																								
FEh	255 step																																								
FFh	256 step																																								
Restriction	None																																								
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																						
Status	Availability																																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																																								
Sleep In	Yes																																								

Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #cccccc;"> <th style="text-align: center; padding: 2px;">Status</th><th style="text-align: center; padding: 2px;">Default Value</th></tr> </thead> <tbody> <tr> <td style="text-align: center; padding: 2px;">Power On Sequence</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> <tr> <td style="text-align: center; padding: 2px;">S/W Reset</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> <tr> <td style="text-align: center; padding: 2px;">H/W Reset</td><td style="text-align: center; padding: 2px;">00h_00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value								
Power On Sequence	00h_00h								
S/W Reset	00h_00h								
H/W Reset	00h_00h								
Flow Chart	 <pre> graph TD A[Read GET_TT] --> B[/ Send 1st Parameter /] B --> C[/ Send 2nd Parameter /] </pre> <p>Legend:</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 								

5.3.39. Read Black/White Low Bits (70h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
70h	1st	R	Bkx[1:0]		Bky[1:0]		Wx[1:0]		Wy[1:0]		00h								
Description		70h: RDBWLB (Read Black/White Low Bits). This command returns the lowest bits of black and white color characteristics. Black: Bkx and Bky White: Wx and Wy																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		 <p>The flow chart illustrates the communication sequence. An arrow labeled "Send Parameter" points from the Host to the Display. Above this arrow is a box labeled "RDBWLB". To the right of the arrow is a legend containing six items:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a rectangle. Display: Represented by a left-pointing arrow. Action: Represented by a right-pointing arrow. Mode: Represented by an oval. Sequential transfer: Represented by a double-headed oval. 																	

5.3.40. Read Bkx (71h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
71h	1st	R	Bkx[9:2]																
Description		71h: RDBkx (Read Bkx). This command reads the Bkx bits (Bkx[9:2]) of black color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication between the Host and the Display. The Host sends a parameter labeled "Send Parameter" to the Display. The "RDBkx" command is shown above the parameter. A legend on the right side defines the symbols used in the flow chart:</p> <ul style="list-style-type: none"> Command: Rectangle Parameter: Horizontal bar Display: Left-pointing arrow Action: Right-pointing arrow Mode: Oval Sequential transfer: Oval with a diagonal line 																	

5.3.41. Read Bky (72h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
72h	1st	R	Bky[9:2]																
Description		72h: RDBky (Read Bky). This command reads the Bky bits (Bky[9:2]) of black color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication sequence. A box labeled "RDBky" is connected by an arrow labeled "Send Parameter" to a horizontal line representing the connection between "Host" and "Display". To the right of this line, a legend defines symbols: a rectangle for "Command", a horizontal bar for "Parameter", a left-pointing arrow for "Display", a right-pointing arrow for "Action", a circle for "Mode", and an oval for "Sequential transfer". The "RDBky" box is specifically marked with the "Sequential transfer" symbol.</p>																	


5.3.42. Read Wx (73h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
73h	1st	R	Wx[9:2]																
Description		73h: RDWx (Read Wx). This command reads the Wx bits (Wx[9:2]) of white color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the transmission of the RDWx command. The command is sent from the Host to the Display. The data is represented by a 'Send Parameter' bus. The legend provides key symbols for interpreting the flowchart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a left-pointing arrow. Action: Represented by a right-pointing arrow. Mode: Represented by an oval. Sequential transfer: Represented by an oval containing a diagonal line. 																	

5.3.43. Read Wy (74h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
74h	1st	R	Wy[9:2]																
Description		74h: RDWy (Read Wy). This command reads the Wy bits (Wy[9:2]) of white color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flowchart illustrates the communication between the Host and the Display. The Host sends a parameter to the Display. The legend defines the symbols used in the flowchart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a trapezoid. Display: Represented by an arrowhead pointing right. Action: Represented by a triangle pointing up-right. Mode: Represented by an oval. Sequential transfer: Represented by an oval with a line extending from its bottom. 																	


5.3.44. Read Red/Green Low Bits (75h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
75h	1st	R	Rx[1:0]		Ry[1:0]		Gx[1:0]		Gy[1:0]		00h								
Description		75h: RDRGLB (Read Red/Green Low Bits). This command returns the lowest bits of red and green color characteristics. Red: Rx and Ry Green: Gx and Gy																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		 <p>The flow chart illustrates the communication between the Host and the Display. The Host sends the RDRGLB command to the Display. The legend defines the symbols used in the flow chart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a trapezoid. Action: Represented by a diamond. Mode: Represented by an oval. Sequential transfer: Represented by an ellipse. 																	

5.3.45. Read Rx (76h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
76h	1st	R	Rx[9:2]																
Description		76h: RDRx (Read Rx). This command reads the Rx bits (Rx[9:2]) of red color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication between the Host and the Display. The Host sends a parameter to the Display, which then performs the RDRx action. The legend defines the symbols: Command (rectangle), Parameter (parallelogram), Display (parallelogram), Action (diamond), Mode (oval), and Sequential transfer (oval).</p>																	

5.3.46. Read Ry (77h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
77h	1st	R	Ry[9:2]																
Description		77h: RDRy (Read Ry). This command reads the Ry bits (Ry[9:2]) of red color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		 <p>The flow chart illustrates the communication between the Host and the Display. The Host initiates a "Send Parameter" message to the Display, which then processes the "RDRy" command. The legend provides key symbols for identifying the message types:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a left-pointing arrowhead. Action: Represented by a right-pointing arrowhead. Mode: Represented by an oval. Sequential transfer: Represented by an elliptical arrow. 																	

5.3.47. Read Gx (78h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
78h	1st	R	Gx[9:2]																
Description		78h: RDGx (Read Gx). This command reads the Gx bits (Gx[9:2]) of green color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication between the Host and the Display. A box labeled "RDGx" is connected by a vertical arrow to a trapezoid labeled "Send Parameter". This trapezoid is positioned above a horizontal dotted line, with the text "Host" to its left and "Display" to its right. To the right of the dotted line, there is a legend enclosed in a dashed box:</p> <ul style="list-style-type: none"> Legend Command (represented by a rectangle) Parameter (represented by a parallelogram) Display (represented by a trapezoid) Action (represented by a diamond) Mode (represented by an oval) Sequential transfer (represented by an ellipse) 																	

5.3.48. Read Gy (79h)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
79h	1st	R	Gy[9:2]																
Description		79h: RDGy (Read Gy). This command reads the Gy bits (Gy[9:2]) of green color characteristics.																	
Restriction		None																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h	
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
<p>Flow Chart</p>																			


5.3.49. Read Blue/A Color Low Bits (7Ah)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
7Ah	1st	R	Bx[1:0]		By[1:0]		Ax[1:0]		Ay[1:0]		00h								
Description		7Ah: RDBALB (Read Blue/A Color Low Bits). This command returns the lowest bits of blue and A color characteristics. Blue: Bx and By A: Ax and Ay If A is not used Ax[1:0] and Ay[1:0] bits are set to '0's.																	
Restriction		None																	
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #cccccc;">Status</th> <th style="background-color: #cccccc;">Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication between the Host and the Display. The RDBALB command is sent from the Host to the Display. The legend defines the symbols used in the flow chart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a left-pointing triangle. Action: Represented by a right-pointing triangle. Mode: Represented by an oval. Sequential transfer: Represented by an oval with an arrow indicating a sequence. 																	


5.3.50. Read Bx (7Bh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
7Bh	1st	R	Bx[9:2]																
Description		7Bh: RDBx (Read Bx). This command reads the Bx bits (Bx[9:2]) of blue color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the communication sequence. An arrow labeled "Send Parameter" points from the Host side to the Display side. The "RDBx" command is shown as a rectangle on the Host side, and a diamond on the Display side, indicating a parameter exchange. The legend on the right identifies the symbols: Command (rectangle), Parameter (diamond), Display (parallelogram), Action (triangle), Mode (oval), and Sequential transfer (oval with a line).</p>																	

5.3.51. Read By (7Ch)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
7Ch	1st	R	By[9:2]																
Description		7Ch: RDBy (Read By). This command reads the By bits (By[9:2]) of blue color characteristics.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		 <p>The flowchart illustrates the communication between the Host and the Display. The Host initiates the process by sending the RDBy command and a parameter to the Display. The Display then responds by sending back the parameter. The legend on the right side of the chart defines the symbols used in the flowchart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a trapezoid. Action: Represented by a diamond. Mode: Represented by an oval. Sequential transfer: Represented by an oval with an arrow pointing to it. 																	

5.3.52. Read Ax (7Dh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
7Dh	1st	R	Ax[9:2]										00h						
Description		7Dh: RDAX (Read Ax). This command reads the Ax bits (Ax[9:2]) of A Color characteristics. Ax[9:2] are set to 0 if they are not used.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		 <p>The flow chart illustrates the interaction between the Host and the Display. The Host sends the RDAX command, which triggers a 'Send Parameter' action at the Display side. The legend on the right defines the symbols used in the flow chart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a parallelogram. Display: Represented by a diamond. Action: Represented by a triangle. Mode: Represented by an oval. Sequential transfer: Represented by an oval with an arrow. 																	


5.3.53. Read Ay (7Eh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
7Eh	1st	R	Ay[9:2]										00h						
Description		7Eh: RDAY (Read Ay). This command reads the Ay bits (Ay[9:2]) of A Color characteristics. Ay[9:2] are set to 0 if they are not used.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flowchart illustrates the communication sequence between the Host and the Display. It starts with a 'RDAY' command sent by the Host, which triggers a 'Send Parameter' action from the Display. The legend defines the symbols used: a rectangle for Command, a rectangle with a diagonal line for Parameter, an arrowhead for Display, an arrowhead for Action, an oval for Mode, and an oval with a diagonal line for Sequential transfer.</p>																	

5.3.54. Write Idle Mode Color (80h)


Command Page		Page 0																																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																		
80h	1st	W	0	0	0	0	0	R	G	B	07h																																		
Description		80h: WRIMCOL. This command can be used to select color for Idle Mode. Color selection is defined in the following table:																																											
		<table border="1"> <thead> <tr> <th>Idle Mode Color Selection</th> <th>R</th> <th>G</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Blue</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>Green</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>Cyan</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>Red</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>Magenta</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Yellow</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>White</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>										Idle Mode Color Selection	R	G	B	Black	0	0	0	Blue	0	0	1	Green	0	1	0	Cyan	0	1	1	Red	1	0	0	Magenta	1	0	1	Yellow	1	1	0	White	1
Idle Mode Color Selection	R	G	B																																										
Black	0	0	0																																										
Blue	0	0	1																																										
Green	0	1	0																																										
Cyan	0	1	1																																										
Red	1	0	0																																										
Magenta	1	0	1																																										
Yellow	1	1	0																																										
White	1	1	1																																										
		Default setting for color selection for "Normal Black" panel is 'White'; R=G=B:'1'.																																											
Restriction		None																																											
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																										
Status	Availability																																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																																												
Sleep In	Yes																																												
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td>07h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h																												
Status	Default Value																																												
Power On Sequence	07h																																												
S/W Reset	07h																																												
H/W Reset	07h																																												
Flow Chart		<pre> graph TD A([Idle Mode Color: White]) --> B[WRIMCOL(80h)] B --> C[Parameter 011] C --> D([Idle Mode Color: Cyan]) </pre> <p>Legend</p> <ul style="list-style-type: none"> Command Parameter Display Action Mode Sequential transfer 																																											

5.3.55. Read Idle Mode Color (81h)


Command Page		Page 0																																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																		
81h	1st	R	0	0	0	0	0	R	G	B	07h																																		
Description		81h: RDIMCOL. This command returns the current color selection of Idle Mode, see section "Write Idle Mode Color (80h)". Color selection is defined in the following table:																																											
		<table border="1"> <thead> <tr> <th>Idle Mode Color Selection</th> <th>R</th> <th>G</th> <th>B</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>Blue</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>Green</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>Cyan</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>Red</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>Magenta</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>Yellow</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>White</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>										Idle Mode Color Selection	R	G	B	Black	0	0	0	Blue	0	0	1	Green	0	1	0	Cyan	0	1	1	Red	1	0	0	Magenta	1	0	1	Yellow	1	1	0	White	1
Idle Mode Color Selection	R	G	B																																										
Black	0	0	0																																										
Blue	0	0	1																																										
Green	0	1	0																																										
Cyan	0	1	1																																										
Red	1	0	0																																										
Magenta	1	0	1																																										
Yellow	1	1	0																																										
White	1	1	1																																										
Default setting for color selection for "Normal Black" panel is 'White'; R=G=B:'1'.																																													
Restriction	None																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																										
Status	Availability																																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																																												
Sleep In	Yes																																												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>07h</td> </tr> <tr> <td>S/W Reset</td> <td>07h</td> </tr> <tr> <td>H/W Reset</td> <td>07h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h																										
Status	Default Value																																												
Power On Sequence	07h																																												
S/W Reset	07h																																												
H/W Reset	07h																																												
Flow Chart	 <p>The flowchart illustrates the communication sequence. It begins with a 'Read RDIMCOL' command from the Host to the Display. This is followed by a 'Send Parameter' action from the Display back to the Host. A legend on the right side defines the symbols used in the flowchart: Command (rectangle), Parameter (rectangle with diagonal line), Display (left-pointing arrow), Action (right-pointing arrow), Mode (oval), and Sequential transfer (double-headed oval).</p>																																												

5.3.56. Read DDB Start (A1h)

Command Page			Page 0									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default	
A1h	1st	R	SID[7:0]									
	2nd	R	SID[15:8]									
	3rd	R	MRID[7:0]									
	4th	R	MRID[15:8]									
	5th	R	1	1	1	1	1	1	1	1	FFh	
Description		A1h: RDDDBS (Read DDB Start). This command reads the supplier identification and display module mode/revision information. <i>Note: This information is not the same as which "Read ID1 (DAh)", "Read ID2 (DBh)" and "Read ID3 (DCh)" commands return.</i> Parameter 1: SID[7:0] LCD module's manufacturer ID. Parameter 2: SID[15:8] LCD module/driver version ID. Parameter 3: MRID[7:0] LCD module/driver ID. Parameter 4: MRID[15:8] IC version code. Parameter 5: FFh - Exit code – there is no more data in the Descriptor Block This read sequence can be interrupted by any command and it can be continued by the Read DDB Continue (A8h) command. For example, RDDDBS => 1 st parameter has been sent => 2 nd parameter has been sent => interrupt => RDDDBC => 3 rd parameter of the RDDDBS has been sent. <i>Note: Maximum DDB data length is 4 bytes with OTP program.</i>										
Restriction		None										
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability											
Normal Mode On, Idle Mode Off, Sleep Out	Yes											
Normal Mode On, Idle Mode On, Sleep Out	Yes											
Sleep In	Yes											
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr> <td>Power On Sequence</td> <td>00h_00h_00h_00h_FFh</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h_00h_00h_FFh</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h_00h_00h_FFh</td> </tr> </table>		Status	Default Value	Power On Sequence	00h_00h_00h_00h_FFh	S/W Reset	00h_00h_00h_00h_FFh	H/W Reset	00h_00h_00h_00h_FFh			
Status	Default Value											
Power On Sequence	00h_00h_00h_00h_FFh											
S/W Reset	00h_00h_00h_00h_FFh											
H/W Reset	00h_00h_00h_00h_FFh											



5.3.57. Read DDB Continue (A8h)

Command Page			Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
A8h	1st	R					D1[7:0]				00h									
	2nd	R					D2[7:0]				00h									
	:	R					:				00h									
	Nth	R					Dn[7:0]				00h									
Description	A8h: RDDDBC (Read DDB Continue). This command is used to read the supplier's identification and revision information from the point where RDDDBS (A1h) was interrupted by another command																			
Restriction	None																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																			
Power On Sequence	00h																			
S/W Reset	00h																			
H/W Reset	00h																			
Flow Chart	 <p>The flowchart illustrates the command sequence. It starts with the 'RDDDBC' command (square), which triggers the 'RDDDBS Data' (diamond) containing data bytes D1[7:0], D2[7:0], ..., Dn[7:0]. To the right, a legend defines the symbols: Command (square), Parameter (triangle), Display (diamond), Action (left-pointing triangle), Mode (oval), and Sequential transfer (right-pointing triangle).</p>																			

5.3.58. Read First Checksum (AAh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
AAh	1st	R	FCS[7:0]																
Description		AAh: RDFCS (Read First Checksum). This command returns the first checksum what has been calculated from Page 0 area registers after the write access to those registers has been done.																	
Restriction		It will be necessary to wait 150ms after there is the last write access on Page 0 area registers before there can read this checksum value.																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<pre> graph TD RDFCS[“RDFCS”] --> SendFCS[“Send FCS[7:0]”] subgraph Legend [Legend] Command[“Command”] Parameter[“Parameter”] Display[“Display”] Action[“Action”] Mode[“Mode”] SequentialTransfer[“Sequential transfer”] end </pre> <p>The flow chart illustrates the interaction between the Host and the Display. A box labeled "RDFCS" is connected by an arrow to a trapezoid labeled "Send FCS[7:0]". To the right of the trapezoid, a legend defines symbols: a rectangle for "Command", a horizontal bar for "Parameter", a right-pointing triangle for "Display", a left-pointing triangle for "Action", an oval for "Mode", and an oval with a curved arrow for "Sequential transfer".</p>																	


5.3.59. Read Continue Checksum (AFh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
AFh	1st	R	CCS[7:0]																
Description		AFh: RDCCS (Read Continue Checksum). This command returns the continue checksum what has been calculated continuously after the first checksum has calculated from Page 0 area registers after the write access to those registers has been done.																	
Restriction		It will be necessary to wait 300ms after there is the last write access on Page 0 area registers before there can read this checksum value in the first time.																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flow chart illustrates the interaction between the Host and the Display. The Host sends the RDCCS command to the Display, which then performs the action of sending the CCS[7:0] data. The legend provides a key for the symbols used in the flowchart:</p> <ul style="list-style-type: none"> Command: Represented by a rectangle. Parameter: Represented by a double-headed arrow. Display: Represented by a left-pointing arrow. Action: Represented by a right-pointing arrow. Mode: Represented by an oval. Sequential transfer: Represented by an oval containing a diagonal line. 																	

5.3.60. Read ID1 (DAh)

Command Page		Page 0																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DAh	1st	R	ID1[7:0]																
Description		Dah: RDID1 (Read ID1). This read byte identifies the display module's manufacturer. The ID1[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flowchart illustrates the communication between a Host and a Display. A 'Read ID1' command is sent from the Host to the Display. The Display then responds with a 'Send Parameter' message. To the right of the flowchart is a legend defining symbols: a rectangle for Command, a parallelogram for Parameter, a right-pointing triangle for Display, a left-pointing triangle for Action, an oval for Mode, and an oval with a diagonal line for Sequential transfer.</p>																	

5.3.61. Read ID2 (DBh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DBh	1st	R	ID2[7:0]																
Description		DBh: RDID2 (Read ID2). This read byte is used to track the display module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications. The ID2[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart																			

5.3.62. Read ID3 (DCh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DCh	1st	R	ID3[7:0]																
Description		DCh: RDID3 (Read ID3). This read byte identifies the display module/driver. The ID3[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h		
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		<p>The flowchart illustrates the communication sequence between the Host and the Display. It starts with a 'Read ID3' command from the Host, which is sent as a 'Send Parameter' message to the Display. The legend on the right defines the symbols used: a rectangle for Command, a parallelogram for Parameter, a left-pointing triangle for Display, a right-pointing triangle for Action, an oval for Mode, and an oval with a diagonal line for Sequential transfer.</p>																	

5.3.63. EXTC Command Set Enable Register (FFh)

Command Page			Page 0																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]								00h																										
Description	PAGE[7:0]: Set the command page.																																				
	<table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h</td></tr> <tr><td>S/W Reset</td><td>00h</td></tr> <tr><td>H/W Reset</td><td>00h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h																		
Status	Default Value																																				
Power On Sequence	00h																																				
S/W Reset	00h																																				
H/W Reset	00h																																				

5.4. Page 1 Command Description

5.4.1. Read ID4 (00h~02h)

Command Page			Page 1																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
00h	1st	R	ID4[23:16]																	
01h	1st	R	ID4[15:8]																	
02h	1st	R	ID4[7:0]																	
Description		ID4[23:0] : mean the IC model name.																		
Restriction		None																		
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>98h_81h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>98h_81h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>98h_81h_00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	98h_81h_00h	S/W Reset	98h_81h_00h	H/W Reset	98h_81h_00h		
Status	Default Value																			
Power On Sequence	98h_81h_00h																			
S/W Reset	98h_81h_00h																			
H/W Reset	98h_81h_00h																			

5.4.2. Set Panel Operation Mode and Data Complement Setting (22h)

Command Page			Page 1																																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																															
22h	1st	W/R	0	0	EPF[1:0]		BGR_PA NEL	REV_PA NEL	SS_PAN EL	GS_PAN EL	30h																															
Description		This command defines the panel operation mode EPF[1:0]: Set the data format from 16/18-bit (R,G,B) to 24-bit (r, g, b) that is mapping into the internal circuit. See section "4.2.2 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation" for detail description. BGR_PANEL: <table border="1"> <thead> <tr> <th>Symbol</th> <th>Name</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>BGR_PANEL</td> <td>Panel RGB-BGR Order</td> <td>Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)</td> </tr> </tbody> </table> REV_PANEL: Normally white or normally black panel select. <table border="1"> <thead> <tr> <th>REV_PANEL</th> <th>Panel</th> <th>Data</th> <th>Color</th> <th>Source</th> </tr> </thead> <tbody> <tr> <td rowspan="2">0</td> <td rowspan="2">Normally black</td> <td>0x00</td> <td>Black</td> <td>Smallest gamma voltage</td> </tr> <tr> <td>0xFF</td> <td>White</td> <td>Largest gamma voltage</td> </tr> <tr> <td rowspan="2">1</td> <td rowspan="2">normally white</td> <td>0x00</td> <td>Black</td> <td>Largest gamma voltage</td> </tr> <tr> <td>0xFF</td> <td>White</td> <td>Smallest gamma voltage</td> </tr> </tbody> </table> SS_PANEL: Select the shift direction of outputs from the source driver. <table border="1"> <thead> <tr> <th>SS_PANEL</th> <th>Source Output Scan Direction</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Forward</td> </tr> <tr> <td>1</td> <td>Backward</td> </tr> </tbody> </table> GS_PANEL: Select the shift direction of outputs from the gate driver. <table border="1"> <thead> <tr> <th>GS_PANEL</th> <th>Gate Output Scan Direction</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Top → Bottom</td> </tr> <tr> <td>1</td> <td>Bottom → Top</td> </tr> </tbody> </table>		Symbol	Name	Description	BGR_PANEL	Panel RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)	REV_PANEL	Panel	Data	Color	Source	0	Normally black	0x00	Black	Smallest gamma voltage	0xFF	White	Largest gamma voltage	1	normally white	0x00	Black	Largest gamma voltage	0xFF	White	Smallest gamma voltage	SS_PANEL	Source Output Scan Direction	0	Forward	1	Backward	GS_PANEL	Gate Output Scan Direction	0	Top → Bottom	1	Bottom → Top
Symbol	Name	Description																																								
BGR_PANEL	Panel RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)																																								
REV_PANEL	Panel	Data	Color	Source																																						
0	Normally black	0x00	Black	Smallest gamma voltage																																						
		0xFF	White	Largest gamma voltage																																						
1	normally white	0x00	Black	Largest gamma voltage																																						
		0xFF	White	Smallest gamma voltage																																						
SS_PANEL	Source Output Scan Direction																																									
0	Forward																																									
1	Backward																																									
GS_PANEL	Gate Output Scan Direction																																									
0	Top → Bottom																																									
1	Bottom → Top																																									
None																																										
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																									
Status	Availability																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																									
Sleep In	Yes																																									
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before OTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>30h</td> </tr> <tr> <td>S/W Reset</td> <td>30h</td> </tr> <tr> <td>H/W Reset</td> <td>30h</td> </tr> </tbody> </table>										Status	Default Value (Before OTP program)	Power On Sequence	30h	S/W Reset	30h	H/W Reset	30h																									
Status	Default Value (Before OTP program)																																									
Power On Sequence	30h																																									
S/W Reset	30h																																									
H/W Reset	30h																																									

5.4.3. Blanking Porch Control (25h~28h)

Command Page			Page 1																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
25h	1st	W/R				VFP[7:0]						14h																									
26h	1st	W/R				VBP[7:0]						14h																									
27h	1st	W/R				HBP[7:0]						05h																									
28h	1st	W/R	0	0	0	0	0	0	0	HBP[9:8]		00h																									
Description	VFP[7:0] / VBP[7:0]: The VFP[7:0] and VBP[7:0] bits specify the line number of vertical front and back porch period respectively in the Idle Mode.																																				
	<table border="1"> <tr> <td>VFP[7:0] VBP[7:0]</td><td>Number of HSYNC of front/back porch (Dec.)</td></tr> <tr><td>00000000</td><td>Setting prohibited</td></tr> <tr><td>00000001</td><td>Setting prohibited</td></tr> <tr><td>00000010</td><td>2</td></tr> <tr><td>00000011</td><td>3</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>00001110</td><td>14 (VFP[7:0] /VBP[7:0] default)</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>11111101</td><td>253</td></tr> <tr><td>11111110</td><td>254</td></tr> <tr><td>11111111</td><td>255</td></tr> </table>												VFP[7:0] VBP[7:0]	Number of HSYNC of front/back porch (Dec.)	00000000	Setting prohibited	00000001	Setting prohibited	00000010	2	00000011	3	:	:	00001110	14 (VFP[7:0] /VBP[7:0] default)	:	:	11111101	253	11111110	254	11111111	255			
VFP[7:0] VBP[7:0]	Number of HSYNC of front/back porch (Dec.)																																				
00000000	Setting prohibited																																				
00000001	Setting prohibited																																				
00000010	2																																				
00000011	3																																				
:	:																																				
00001110	14 (VFP[7:0] /VBP[7:0] default)																																				
:	:																																				
11111101	253																																				
11111110	254																																				
11111111	255																																				
HBP[9:0]: The HBP [9:0] bits specify the line number of horizontal back porch period respectively in the Idle Mode.																																					
<table border="1"> <tr> <td>HBP[9:0]</td><td>Number of DCK of the back porch (Dec.)</td></tr> <tr><td>0000000000</td><td>Setting prohibited</td></tr> <tr><td>0000000001</td><td>Setting prohibited</td></tr> <tr><td>0000000010</td><td>2</td></tr> <tr><td>0000000011</td><td>3</td></tr> <tr><td>0000000100</td><td>4</td></tr> <tr><td>0000000100</td><td>5(HBP [9:0] default)</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>0010011110</td><td>158</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>1111111101</td><td>1021</td></tr> <tr><td>1111111110</td><td>1022</td></tr> <tr><td>1111111111</td><td>1023</td></tr> </table>												HBP[9:0]	Number of DCK of the back porch (Dec.)	0000000000	Setting prohibited	0000000001	Setting prohibited	0000000010	2	0000000011	3	0000000100	4	0000000100	5(HBP [9:0] default)	:	:	0010011110	158	:	:	1111111101	1021	1111111110	1022	1111111111	1023
HBP[9:0]	Number of DCK of the back porch (Dec.)																																				
0000000000	Setting prohibited																																				
0000000001	Setting prohibited																																				
0000000010	2																																				
0000000011	3																																				
0000000100	4																																				
0000000100	5(HBP [9:0] default)																																				
:	:																																				
0010011110	158																																				
:	:																																				
1111111101	1021																																				
1111111110	1022																																				
1111111111	1023																																				
Restriction	None																																				
Register Availability	<table border="1"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table border="1"> <tr> <th>Status</th> <th>Default Value</th> </tr> <tr><td>Power On Sequence</td><td>14h_14h_05h_00h</td></tr> <tr><td>S/W Reset</td><td>14h_14h_05h_00h</td></tr> <tr><td>H/W Reset</td><td>14h_14h_05h_00h</td></tr> </table>												Status	Default Value	Power On Sequence	14h_14h_05h_00h	S/W Reset	14h_14h_05h_00h	H/W Reset	14h_14h_05h_00h																	
Status	Default Value																																				
Power On Sequence	14h_14h_05h_00h																																				
S/W Reset	14h_14h_05h_00h																																				
H/W Reset	14h_14h_05h_00h																																				

5.4.4. Touch Synchronization Control (29h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
29h	1st	W/R	0	0	0	0	0	0	0	TOUCH_VHSYNC	00h								
Description		TOUCH_VHSYNC: Enable VSOUT / HSOUT signal output.																	
Restriction		None																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h	
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Default																			

5.4.5. Gate Number (2Eh)

Command Page			Page 1																																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																								
2Eh	1st	W/R	NL[7:0]			C8h																													
Description		NL[7:0]: Set the number of lines to drive the LCD at an interval of 4 lines. The number of lines must be the same or more than the number of lines necessary for the size of the LCD panel.																																	
		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">NL[7:0]</th> <th style="text-align: center;">The Line Number of the LCD</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">00h</td><td style="text-align: center;">480</td></tr> <tr><td style="text-align: center;">01h</td><td style="text-align: center;">484</td></tr> <tr><td style="text-align: center;">02h</td><td style="text-align: center;">488</td></tr> <tr><td style="text-align: center;">03h</td><td style="text-align: center;">492</td></tr> <tr><td style="text-align: center;">:</td><td style="text-align: center;">:</td></tr> <tr><td style="text-align: center;">C5h</td><td style="text-align: center;">1268</td></tr> <tr><td style="text-align: center;">C6h</td><td style="text-align: center;">1272</td></tr> <tr><td style="text-align: center;">C7h</td><td style="text-align: center;">1276</td></tr> <tr><td style="text-align: center;">C8h</td><td style="text-align: center;">1280</td></tr> <tr><td style="text-align: center;">Others</td><td style="text-align: center;">Reserved</td></tr> </tbody> </table>												NL[7:0]	The Line Number of the LCD	00h	480	01h	484	02h	488	03h	492	:	:	C5h	1268	C6h	1272	C7h	1276	C8h	1280	Others	Reserved
NL[7:0]	The Line Number of the LCD																																		
00h	480																																		
01h	484																																		
02h	488																																		
03h	492																																		
:	:																																		
C5h	1268																																		
C6h	1272																																		
C7h	1276																																		
C8h	1280																																		
Others	Reserved																																		
Restriction		None																																	
Register Availability		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Status</th> <th style="text-align: center;">Availability</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">Normal Mode On, Idle Mode Off, Sleep Out</td><td style="text-align: center;">Yes</td></tr> <tr><td style="text-align: center;">Normal Mode On, Idle Mode On, Sleep Out</td><td style="text-align: center;">Yes</td></tr> <tr><td style="text-align: center;">Sleep In</td><td style="text-align: center;">Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes														
Status	Availability																																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																																		
Sleep In	Yes																																		
Default		<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: center;">Status</th> <th style="text-align: center;">Default Value</th> </tr> </thead> <tbody> <tr><td style="text-align: center;">Power On Sequence</td><td style="text-align: center;">C8h</td></tr> <tr><td style="text-align: center;">S/W Reset</td><td style="text-align: center;">C8h</td></tr> <tr><td style="text-align: center;">H/W Reset</td><td style="text-align: center;">C8h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	C8h	S/W Reset	C8h	H/W Reset	C8h														
Status	Default Value																																		
Power On Sequence	C8h																																		
S/W Reset	C8h																																		
H/W Reset	C8h																																		

5.4.6. Display Inversion Control (31h)

Command Page			Page 1																																																																																																																																																																																																																																																																																																																																																																																																																																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																																																																																																																																																																																																																																																																																																																																																																																											
31h	1st	W/R	0	0	0	0				DINV[3:0]	00h																																																																																																																																																																																																																																																																																																																																																																																																																																											
		DINV[3:0]: Set Inversion mode																																																																																																																																																																																																																																																																																																																																																																																																																																																				
		<table border="1"> <thead> <tr> <th>NLA[3:0]</th> <th>Inversion</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Column inversion</td> </tr> <tr> <td>1h</td> <td>1-dot inversion</td> </tr> <tr> <td>2h</td> <td>2-dot inversion</td> </tr> <tr> <td>3h</td> <td>3-dot inversion</td> </tr> <tr> <td>4h</td> <td>4-dot inversion</td> </tr> <tr> <td>5h</td> <td>N/4-dot inversion <small>Note</small></td> </tr> <tr> <td>6h</td> <td>N/8-dot inversion <small>Note</small></td> </tr> <tr> <td>7h</td> <td>N/16-dot inversion <small>Note</small></td> </tr> <tr> <td>8h</td> <td>N/32-dot inversion <small>Note</small></td> </tr> <tr> <td>9h</td> <td>Zig-Zag inversion Type 1</td> </tr> <tr> <td>Ah</td> <td>Zig-Zag inversion Type 2</td> </tr> <tr> <td>Bh</td> <td>Zig-Zag inversion Type 3</td> </tr> <tr> <td>Ch</td> <td>Zig-Zag inversion Type 4</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table>										NLA[3:0]	Inversion	0h	Column inversion	1h	1-dot inversion	2h	2-dot inversion	3h	3-dot inversion	4h	4-dot inversion	5h	N/4-dot inversion <small>Note</small>	6h	N/8-dot inversion <small>Note</small>	7h	N/16-dot inversion <small>Note</small>	8h	N/32-dot inversion <small>Note</small>	9h	Zig-Zag inversion Type 1	Ah	Zig-Zag inversion Type 2	Bh	Zig-Zag inversion Type 3	Ch	Zig-Zag inversion Type 4	Others	Reserved																																																																																																																																																																																																																																																																																																																																																																																																													
NLA[3:0]	Inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
0h	Column inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
1h	1-dot inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
2h	2-dot inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
3h	3-dot inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
4h	4-dot inversion																																																																																																																																																																																																																																																																																																																																																																																																																																																					
5h	N/4-dot inversion <small>Note</small>																																																																																																																																																																																																																																																																																																																																																																																																																																																					
6h	N/8-dot inversion <small>Note</small>																																																																																																																																																																																																																																																																																																																																																																																																																																																					
7h	N/16-dot inversion <small>Note</small>																																																																																																																																																																																																																																																																																																																																																																																																																																																					
8h	N/32-dot inversion <small>Note</small>																																																																																																																																																																																																																																																																																																																																																																																																																																																					
9h	Zig-Zag inversion Type 1																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Ah	Zig-Zag inversion Type 2																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Bh	Zig-Zag inversion Type 3																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Ch	Zig-Zag inversion Type 4																																																																																																																																																																																																																																																																																																																																																																																																																																																					
Others	Reserved																																																																																																																																																																																																																																																																																																																																																																																																																																																					
		<small>Note : N=The line number of the LCD (setting by NL[7:0])</small>																																																																																																																																																																																																																																																																																																																																																																																																																																																				
Description		<p style="text-align: center;">Column Inversion</p> <table style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;">1st frame</td> <td style="width: 50%;">2nd frame</td> </tr> <tr> <td> <table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table> </td> <td> <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table> </td> </tr> </table> <p style="text-align: center;">1-Dot Inversion</p> <table style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;">1st frame</td> <td style="width: 50%;">2nd frame</td> </tr> <tr> <td> <table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table> </td> <td> <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table> </td> </tr> </table> <p style="text-align: center;">2-Dot Inversion</p> <table style="width: 100%; text-align: center;"> <tr> <td style="width: 50%;">1st frame</td> <td style="width: 50%;">2nd frame</td> </tr> <tr> <td> <table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table> </td> <td> <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table> </td> </tr> </table>	1st frame	2nd frame	<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+	1 line	-	+	-	+	-	+	-	+	-	+	2 line	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	4 line	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	3 line	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	1st frame	2nd frame	<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	-	+	-	+	-	+	-	+	-	+	-	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	+	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	+	-	+	-	+	-	+	-	+	-	+	1st frame	2nd frame	<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	-	+	-	+	-	+	-	+	-	+	-	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+
1st frame	2nd frame																																																																																																																																																																																																																																																																																																																																																																																																																																																					
<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+	1 line	-	+	-	+	-	+	-	+	-	+	2 line	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	4 line	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	3 line	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																													
1 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
1 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
2 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
3 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
4 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
1 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
2 line	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																												
3 line	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																												
4 line	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																												
1st frame	2nd frame																																																																																																																																																																																																																																																																																																																																																																																																																																																					
<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	-	+	-	+	-	+	-	+	-	+	-	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	+	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																					
1 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
1 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
1 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
1st frame	2nd frame																																																																																																																																																																																																																																																																																																																																																																																																																																																					
<table border="1" style="margin-bottom: 10px;"> <tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> </table>  <table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	+	-	+	-	+	-	+	-	+	-	+	2 line	+	-	+	-	+	-	+	-	+	-	+	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	-	+	-	+	-	+	-	+	-	+	-	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+	<table border="1"> <tr><td>1 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr> <tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> <tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td></tr> </table>	1 line	-	+	-	+	-	+	-	+	-	+	-	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	+	-	+	-	+	4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																					
1 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
1 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
1 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
2 line	-	+	-	+	-	+	-	+	-	+	-																																																																																																																																																																																																																																																																																																																																																																																																																																											
3 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											
4 line	+	-	+	-	+	-	+	-	+	-	+																																																																																																																																																																																																																																																																																																																																																																																																																																											

	3-Dot Inversion																			
	1st frame						2nd frame													
1 line	+	-	+	-	+	-	1 line	-	+	-	+	-								
2 line	+	-	+	-	+	-	2 line	-	+	-	+	-								
3 line	+	-	+	-	+	-	3 line	-	+	-	+	-								
4 line	-	+	-	+	-	+	4 line	+	-	+	-	+								
5 line	-	+	-	+	-	+	5 line	+	-	+	-	+								
6 line	-	+	-	+	-	+	6 line	+	-	+	-	+								
	4-Dot Inversion																			
	1st frame						2nd frame													
1 line	+	-	+	-	+	-	1 line	-	+	-	+	-								
2 line	+	-	+	-	+	-	2 line	-	+	-	+	-								
3 line	+	-	+	-	+	-	3 line	-	+	-	+	-								
4 line	+	-	+	-	+	-	4 line	-	+	-	+	-								
5 line	-	+	-	+	-	+	5 line	+	-	+	-	+								
6 line	-	+	-	+	-	+	6 line	+	-	+	-	+								
7 line	-	+	-	+	-	+	7 line	+	-	+	-	+								
8 line	-	+	-	+	-	+	8 line	+	-	+	-	+								
Restriction	None																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																			
Power On Sequence	00h																			
S/W Reset	00h																			
H/W Reset	00h																			

5.4.7. Dithering Enable (34h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
34h	1st	W/R	0	0	0	0	0	0	0	DITH_EN	00h								
Description		DITH_EN: 0 : dithering function disable 1 : dithering function enable																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.4.8. Pump Clock Adjustment (40h~43h)

Command Page			Page 1																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
40h	1st	W/R	0	EXT_CPCK_SEL[1:0]		1	0	0	VCL_CLK_EN	VGHL_CLK_EN	33h																											
41h	1st	W/R	0	VCL_CLK_SELA[2:0]			0	VCL_CLK_SELB[2:0]			33h																											
42h	1st	W/R	0	VGHL_CLK_SELA[2:0]			0	VGHL_CLK_SELB[2:0]			44h																											
43h	1st	W/R	0	4002_RATIO_FREQA[2:0]			0	4002_RATIO_FREQB[2:0]			55h																											
Description	<p>EXT_CPCK_SEL[1:0]: Pumping clock control signals selection to external control IC (ILI4003). Set the register before Sleep Out(R11h), when external pumping control be used.</p> <table border="1"> <thead> <tr> <th>EXT_CPCK_SEL[1:0]</th> <th>EXTP & EXTN Output</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Output x 1.5 waveform</td> </tr> <tr> <td>1h</td> <td>Output x 2 waveform</td> </tr> <tr> <td>2h</td> <td>Output x 3 waveform</td> </tr> <tr> <td>3h</td> <td>Output Low (power down)</td> </tr> </tbody> </table> <p>VCL_CLK_EN: Enable the pumping cycle of step-up circuit of VCL.</p> <p>VGHL_CLK_EN: Enable the pumping cycle of step-up circuit of VGH and VGL.</p> <p>VCL_CLK_SELA[2:0]: Selects the pumping cycle of step-up circuit of VCL in the Normal Mode.</p> <p>VCL_CLK_SELB[2:0]: Selects the pumping cycle of step-up circuit of VCL in the Idle Mode.</p> <p>VGHL_CLK_SELA[2:0]: Selects the pumping cycle of step-up circuit of VGH and VGL in the Normal Mode.</p> <p>VGHL_CLK_SELB[2:0]: Selects the pumping cycle of step-up circuit of VGH and VGL in the Idle Mode.</p> <p>4002_RATIO_FREQA[2:0]: Selects the pumping cycle of step-up circuit of external control IC (ILI4003) in the Normal Mode.</p> <p>4002_RATIO_FREQB[2:0]: Selects the pumping cycle of step-up circuit of external control IC (ILI4003) in the Idle Mode.</p> <p>Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.</p> <table border="1"> <thead> <tr> <th>VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0] VCL_CLK_SELA[2:0], VCL_CLK_SELB[2:0] 4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]</th> <th>Pumping cycle</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>16H</td> </tr> <tr> <td>1h</td> <td>8H</td> </tr> <tr> <td>2h</td> <td>4H</td> </tr> <tr> <td>3h</td> <td>2H</td> </tr> <tr> <td>4h</td> <td>1H</td> </tr> <tr> <td>5h</td> <td>1/2H</td> </tr> <tr> <td>Others</td> <td>Reserved</td> </tr> </tbody> </table>												EXT_CPCK_SEL[1:0]	EXTP & EXTN Output	0h	Output x 1.5 waveform	1h	Output x 2 waveform	2h	Output x 3 waveform	3h	Output Low (power down)	VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0] VCL_CLK_SELA[2:0], VCL_CLK_SELB[2:0] 4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]	Pumping cycle	0h	16H	1h	8H	2h	4H	3h	2H	4h	1H	5h	1/2H	Others	Reserved
EXT_CPCK_SEL[1:0]	EXTP & EXTN Output																																					
0h	Output x 1.5 waveform																																					
1h	Output x 2 waveform																																					
2h	Output x 3 waveform																																					
3h	Output Low (power down)																																					
VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0] VCL_CLK_SELA[2:0], VCL_CLK_SELB[2:0] 4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]	Pumping cycle																																					
0h	16H																																					
1h	8H																																					
2h	4H																																					
3h	2H																																					
4h	1H																																					
5h	1/2H																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					

		Status	Default Value
Default	Power On Sequence		33h_33h_44h_55h
	S/W Reset		33h_33h_44h_55h
	H/W Reset		33h_33h_44h_55h

5.4.9. Power Control 1 (50h~51h)

Command Page			Page 1																																																																										
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																		
50h	1st	W/R	VREG1[7:0]																																																																										
51h	1st	W/R	VREG2[7:0]																																																																										
Description		VREG1[7:0]: Set the VREG1OUT voltage for positive Gamma. (12mV/step) <table border="1"> <thead> <tr> <th>VREG1[7:0]</th> <th>VREG1OUT voltage (V)</th> </tr> </thead> <tbody> <tr><td>10h</td><td>2.892</td></tr> <tr><td>11h</td><td>2.904</td></tr> <tr><td>12h</td><td>2.916</td></tr> <tr><td>13h</td><td>2.928</td></tr> <tr><td>14h</td><td>2.94</td></tr> <tr><td>15h</td><td>2.952</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>94h</td><td>4.476</td></tr> <tr><td>95h</td><td>4.488</td></tr> <tr><td>96h</td><td>4.5</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>E8h</td><td>5.484</td></tr> <tr><td>E9h</td><td>5.496</td></tr> <tr><td>EAh</td><td>5.508</td></tr> <tr><td>Other</td><td>Reserved</td></tr> </tbody> </table> VREG2[7:0]: Set the VREG2OUT voltage for negative Gamma. (12mV/step) <table border="1"> <thead> <tr> <th>VREG2[7:0]</th> <th>VREG2OUT voltage (V)</th> </tr> </thead> <tbody> <tr><td>10h</td><td>-2.892</td></tr> <tr><td>11h</td><td>-2.904</td></tr> <tr><td>12h</td><td>-2.916</td></tr> <tr><td>13h</td><td>-2.928</td></tr> <tr><td>14h</td><td>-2.94</td></tr> <tr><td>15h</td><td>-2.952</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>94h</td><td>-4.476</td></tr> <tr><td>95h</td><td>-4.488</td></tr> <tr><td>96h</td><td>-4.5</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>E8h</td><td>-5.484</td></tr> <tr><td>E9h</td><td>-5.496</td></tr> <tr><td>EAh</td><td>-5.508</td></tr> <tr><td>Other</td><td>Reserved</td></tr> </tbody> </table>												VREG1[7:0]	VREG1OUT voltage (V)	10h	2.892	11h	2.904	12h	2.916	13h	2.928	14h	2.94	15h	2.952	:	:	94h	4.476	95h	4.488	96h	4.5	:	:	E8h	5.484	E9h	5.496	EAh	5.508	Other	Reserved	VREG2[7:0]	VREG2OUT voltage (V)	10h	-2.892	11h	-2.904	12h	-2.916	13h	-2.928	14h	-2.94	15h	-2.952	:	:	94h	-4.476	95h	-4.488	96h	-4.5	:	:	E8h	-5.484	E9h	-5.496	EAh	-5.508	Other	Reserved
VREG1[7:0]	VREG1OUT voltage (V)																																																																												
10h	2.892																																																																												
11h	2.904																																																																												
12h	2.916																																																																												
13h	2.928																																																																												
14h	2.94																																																																												
15h	2.952																																																																												
:	:																																																																												
94h	4.476																																																																												
95h	4.488																																																																												
96h	4.5																																																																												
:	:																																																																												
E8h	5.484																																																																												
E9h	5.496																																																																												
EAh	5.508																																																																												
Other	Reserved																																																																												
VREG2[7:0]	VREG2OUT voltage (V)																																																																												
10h	-2.892																																																																												
11h	-2.904																																																																												
12h	-2.916																																																																												
13h	-2.928																																																																												
14h	-2.94																																																																												
15h	-2.952																																																																												
:	:																																																																												
94h	-4.476																																																																												
95h	-4.488																																																																												
96h	-4.5																																																																												
:	:																																																																												
E8h	-5.484																																																																												
E9h	-5.496																																																																												
EAh	-5.508																																																																												
Other	Reserved																																																																												
Restriction	None																																																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																									
Status	Availability																																																																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																												
Sleep In	Yes																																																																												

Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>95h_95h</td></tr><tr><td>S/W Reset</td><td>95h_95h</td></tr><tr><td>H/W Reset</td><td>95h_95h</td></tr></tbody></table>	Status	Default Value	Power On Sequence	95h_95h	S/W Reset	95h_95h	H/W Reset	95h_95h
Status	Default Value								
Power On Sequence	95h_95h								
S/W Reset	95h_95h								
H/W Reset	95h_95h								

5.4.10. VCOM Control 1 (52h~56h)


Command Page			Page 1																																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																			
52h	1st	W/R	0	0	0	0	0	0	0	VCM1[8]	00h																																			
53h	1st	W/R	VCM1[7:0]								7Bh																																			
54h	1st	W/R	0	0	0	0	0	0	0	VCM2[8]	00h																																			
55h	1st	W/R	VCM2[7:0]								7Bh																																			
56h	1st	W/R	0	0	0	NVM2	0	0	0	NVM1	00h																																			
Description	VCM1[8:0]: Set the VCOM level when vertical forward scan (GS_PANEL= 1'b0). (12mV/step) VCM2[8:0]: Set the VCOM level when vertical backward scan (GS_PANEL= 1'b1). (12mV/step)																																													
	<table border="1"> <thead> <tr> <th>VCM1[8:0] VCM2[8:0]</th> <th>VCOM voltage (V)</th> </tr> </thead> <tbody> <tr><td>010h</td><td>-0.204</td></tr> <tr><td>011h</td><td>-0.216</td></tr> <tr><td>012h</td><td>-0.228</td></tr> <tr><td>013h</td><td>-0.24</td></tr> <tr><td>014h</td><td>-0.252</td></tr> <tr><td>015h</td><td>-0.264</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>07Ah</td><td>-1.476</td></tr> <tr><td>07Bh</td><td>-1.488</td></tr> <tr><td>07Ch</td><td>-1.5</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>149h</td><td>-3.96</td></tr> <tr><td>14Ah</td><td>-3.972</td></tr> <tr><td>14Bh</td><td>-3.984</td></tr> <tr><td>14Ch</td><td>-3.996</td></tr> <tr><td>14Dh</td><td>-4.008</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>											VCM1[8:0] VCM2[8:0]	VCOM voltage (V)	010h	-0.204	011h	-0.216	012h	-0.228	013h	-0.24	014h	-0.252	015h	-0.264	:	:	07Ah	-1.476	07Bh	-1.488	07Ch	-1.5	:	:	149h	-3.96	14Ah	-3.972	14Bh	-3.984	14Ch	-3.996	14Dh	-4.008	Others
VCM1[8:0] VCM2[8:0]	VCOM voltage (V)																																													
010h	-0.204																																													
011h	-0.216																																													
012h	-0.228																																													
013h	-0.24																																													
014h	-0.252																																													
015h	-0.264																																													
:	:																																													
07Ah	-1.476																																													
07Bh	-1.488																																													
07Ch	-1.5																																													
:	:																																													
149h	-3.96																																													
14Ah	-3.972																																													
14Bh	-3.984																																													
14Ch	-3.996																																													
14Dh	-4.008																																													
Others	Reserved																																													
<i>Note:</i> VCOM \geq VSN + 0.5V																																														
NVM1 : Selection of the VCM setting. When the NV memory is programmed, the NVM1 will be set as '1' automatically. 0 : Register 52h and 53h for VCM setting 1 : NV Memory selected for VCM setting																																														
NVM2 : Selection of the VCM setting. When the NV memory is programmed, the NVM2 will be set as '1' automatically. 0 : Register 54h and 55h for VCM setting 1 : NV Memory selected for VCM setting																																														
Restriction	None																																													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																											
Status	Availability																																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																																													
Sleep In	Yes																																													
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h_7Bh_00h_7Bh_00h</td></tr> <tr><td>S/W Reset</td><td>00h_7Bh_00h_7Bh_00h</td></tr> <tr><td>H/W Reset</td><td>00h_7Bh_00h_7Bh_00h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	00h_7Bh_00h_7Bh_00h	S/W Reset	00h_7Bh_00h_7Bh_00h	H/W Reset	00h_7Bh_00h_7Bh_00h																												
Status	Default Value																																													
Power On Sequence	00h_7Bh_00h_7Bh_00h																																													
S/W Reset	00h_7Bh_00h_7Bh_00h																																													
H/W Reset	00h_7Bh_00h_7Bh_00h																																													

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

5.4.11. Entry Mode Set (58h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
58h	1st	W/R	LVD_EN	0	0	0	0	0	0	0	00h								
Description		LVD_EN: Low voltage detection control. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>LVD</th> <th>Low voltage detection</th> </tr> <tr> <td>0</td> <td>Enable</td> </tr> <tr> <td>1</td> <td>Disable</td> </tr> </table>										LVD	Low voltage detection	0	Enable	1	Disable		
LVD	Low voltage detection																		
0	Enable																		
1	Disable																		
Restriction																			
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.4.12. Source Timing Adjust (60h~63h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
60h	1st	W/R	0	0	SDT[5:0]				14h										
61h	1st	W/R	0	0	CRT[5:0]				00h										
62h	1st	W/R	0	0	EQT[5:0]				19h										
63h	1st	W/R	0	0	PCT[5:0]				10h										
Description	SDT[5:0] : Source SD timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. CRT[5:0] : Source CR timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. EQT[5:0] : Source EQ timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 8 to 71 time scales. PCT[5:0] : Source PC timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. <i>Note: T_{OP_CLK}: 62.5ns</i> 																		
	Restriction	None																	
	Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>14h_00h_19h_10h</td> </tr> <tr> <td>S/W Reset</td> <td>14h_00h_19h_10h</td> </tr> <tr> <td>H/W Reset</td> <td>14h_00h_19h_10h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	14h_00h_19h_10h	S/W Reset	14h_00h_19h_10h	H/W Reset	14h_00h_19h_10h	
Status	Default Value																		
Power On Sequence	14h_00h_19h_10h																		
S/W Reset	14h_00h_19h_10h																		
H/W Reset	14h_00h_19h_10h																		

5.4.13. Positive Gamma Correction (A0h~B3h)

Command Page			Page 1																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
A0h	1st	W/R	0	0	VP0[5:0]								00h							
A1h	1st	W/R	0	VP4[6:0]								0Dh								
A2h	1st	W/R	0	VP8[6:0]								1Dh								
A3h	1st	W/R	0	0	VP12[5:0]								11h							
A4h	1st	W/R	0	0	VP16[5:0]								0Ch							
A5h	1st	W/R	0	VP24[6:0]								23h								
A6h	1st	W/R	0	0	VP36[5:0]								17h							
A7h	1st	W/R	0	0	VP52[5:0]								1Ch							
A8h	1st	W/R	VP80[7:0]								82h									
A9h	1st	W/R	0	0	VP111[5:0]								21h							
AAh	1st	W/R	0	0	VP144[5:0]								2Ah							
ABh	1st	W/R	VP175[7:0]								6Bh									
ACh	1st	W/R	0	0	VP203[5:0]								19h							
ADh	1st	W/R	0	0	VP219[5:0]								14h							
AEh	1st	W/R	0	VP231[6:0]								45h								
AFh	1st	W/R	0	0	VP239[5:0]								1Dh							
B0h	1st	W/R	0	0	VP243[5:0]								23h							
B1h	1st	W/R	0	VP247[6:0]								52h								
B2h	1st	W/R	0	VP251[6:0]								63h								
B3h	1st	W/R	0	0	VP255[5:0]								39h							
Description	Set the gray scale voltage to adjust the Gamma characteristics of the TFT panel.																			
Restriction	None																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h
Status	Default Value																			
Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			
S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			
H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			

5.4.14. Pad Control (B6h~B7h)

Command Page			Page 1																																																																																									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																																	
B6h	1st	W/R	IM_SW_EN	IM_SW[2:0]			RS_SW_EN	0	RS_SW[1:0]		00h																																																																																	
B7h	1st	W/R	0	0	0	0	0	0	LANSEL_SW_EN	LANSEL_SW	00h																																																																																	
IM_SW_EN: Enable/Disable the lane sequence and polarity from internal command setting. The external hardware pin IM[2:0] has no effect when IM_SW_EN is "1". IM_SW[2:0]: Set the configuration of lane sequence and polarity. (The bottom table is an example for MIPI 4 lane setting)																																																																																												
Description	<table border="1"> <thead> <tr> <th colspan="3">Internal Pad Control</th> <th colspan="5">Configuration of MIPI Lane</th> </tr> <tr> <th>IM_SW2</th> <th>IM_SW1</th> <th>IM_SW0</th> <th>D0P/N Pin</th> <th>D1P/N Pin</th> <th>CLKP/N Pin</th> <th>D2P/N Pin</th> <th>D3P/N Pin</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>D3P/N</td><td>D2P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D0P/N</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>D3N/P</td><td>D2N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D0N/P</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>D0P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D2P/N</td><td>D3P/N</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>D0N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D2N/P</td><td>D3N/P</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>D3P/N</td><td>D0P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D2P/N</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>D3N/P</td><td>D0N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D2N/P</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>D2P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D0P/N</td><td>D3P/N</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>D2N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D0N/P</td><td>D3N/P</td></tr> </tbody> </table>			Internal Pad Control			Configuration of MIPI Lane					IM_SW2	IM_SW1	IM_SW0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin	0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N	0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P	0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N	0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P	1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N	1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P	1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N	1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P									
Internal Pad Control			Configuration of MIPI Lane																																																																																									
IM_SW2	IM_SW1	IM_SW0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin																																																																																					
0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N																																																																																					
0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P																																																																																					
0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N																																																																																					
0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P																																																																																					
1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N																																																																																					
1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P																																																																																					
1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N																																																																																					
1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P																																																																																					
RS_SW_EN: Enable/Disable the resolution from internal command setting. The external hardware pin RS[1:0] has no effect when RS_SW_EN is "1". RS_SW[1:0]: Set the resolution.																																																																																												
<table border="1"> <thead> <tr> <th>RS_SW1</th> <th>RS_SW0</th> <th>Resolution</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>800 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>0</td><td>1</td><td>768 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>1</td><td>0</td><td>720 (RGB) x (480 + (4 x NL)) gate line</td></tr> <tr><td>1</td><td>1</td><td>640 (RGB) x (480 + (4 x NL)) gate line</td></tr> </tbody> </table>												RS_SW1	RS_SW0	Resolution	0	0	800 (RGB) x (480 + (4 x NL)) gate line	0	1	768 (RGB) x (480 + (4 x NL)) gate line	1	0	720 (RGB) x (480 + (4 x NL)) gate line	1	1	640 (RGB) x (480 + (4 x NL)) gate line																																																																		
RS_SW1	RS_SW0	Resolution																																																																																										
0	0	800 (RGB) x (480 + (4 x NL)) gate line																																																																																										
0	1	768 (RGB) x (480 + (4 x NL)) gate line																																																																																										
1	0	720 (RGB) x (480 + (4 x NL)) gate line																																																																																										
1	1	640 (RGB) x (480 + (4 x NL)) gate line																																																																																										
LANSEL_SW_EN: Enable/Disable the lane number from internal command setting. The external hardware pin LANSEL has no effect when LANSEL_SW_EN is "1". LANSEL_SW: Set the lane number. LANSEL_SW="1", MIPI DSI is 2 Lane mode LANSEL_SW="0", MIPI DSI is 3 or 4 Lane mode																																																																																												
<i>Note: Please reference "Table 2: DSI Interface Lane Mode Selection"</i>																																																																																												
Restriction																																																																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																																								
Status	Availability																																																																																											
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																											
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																											
Sleep In	Yes																																																																																											
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h_00h</td></tr> <tr><td>S/W Reset</td><td>00h_00h</td></tr> <tr><td>H/W Reset</td><td>00h_00h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h																																																																								
Status	Default Value																																																																																											
Power On Sequence	00h_00h																																																																																											
S/W Reset	00h_00h																																																																																											
H/W Reset	00h_00h																																																																																											

5.4.15. Negative Gamma Correction (C0h~D3h)

Command Page			Page 1																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
C0h	1st	W/R	0	0	VN0[5:0]								00h							
C1h	1st	W/R	0	VN4[6:0]								0Dh								
C2h	1st	W/R	0	VN8[6:0]								1Dh								
C3h	1st	W/R	0	0	VN12[5:0]								11h							
C4h	1st	W/R	0	0	VN16[5:0]								0Ch							
C5h	1st	W/R	0	VN24[6:0]								23h								
C6h	1st	W/R	0	0	VN36[5:0]								17h							
C7h	1st	W/R	0	0	VN52[5:0]								1Ch							
C8h	1st	W/R	VN80[7:0]								82h									
C9h	1st	W/R	0	0	VN111[5:0]								21h							
CAh	1st	W/R	0	0	VN144[5:0]								2Ah							
CBh	1st	W/R	VN175[7:0]								6Bh									
CCh	1st	W/R	0	0	VN203[5:0]								19h							
CDh	1st	W/R	0	0	VN219[5:0]								14h							
CEh	1st	W/R	0	VN231[6:0]								45h								
CFh	1st	W/R	0	0	VN239[5:0]								1Dh							
D0h	1st	W/R	0	0	VN243[5:0]								23h							
D1h	1st	W/R	0	VN247[6:0]								52h								
D2h	1st	W/R	0	VN251[6:0]								63h								
D3h	1st	W/R	0	0	VN255[5:0]								39h							
Description	Set the gray scale voltage to adjust the Gamma characteristics of the TFT panel.																			
Restriction	None																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h
Status	Default Value																			
Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			
S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			
H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h 2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																			

5.4.16. NV Memory Write (E0h~E2h)

Command Page			Page 1																																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																									
E0h	1st	W/R	PGM_DATA[7:0]																																	
E1h	1st	W/R	PGM_ADR[7:0]																																	
E2h	1st	W/R	PGM_ADR[15:8]																																	
Description	This command is used to program or read the NV memory data. After a successful OTP operation, the information of PGM_DATA[7:0] will be programmed to the NV memory. PGM_DATA[7:0]: The programmed data. PGM_ADR[15:0]: Set the address of the NV memory for programming data. See chapter 15 "NV Memory Programming Flow". <table border="1"> <thead> <tr> <th>PGM_ADR[15:0]</th> <th>Programming data</th> </tr> </thead> <tbody> <tr><td>1h</td><td>ID1</td></tr> <tr><td>2h</td><td>ID2</td></tr> <tr><td>3h</td><td>ID3</td></tr> <tr><td>4h</td><td>VCM1[8]</td></tr> <tr><td>5h</td><td>VCM1[7:0]</td></tr> <tr><td>6h</td><td>VCM2[8]</td></tr> <tr><td>7h</td><td>VCM2[7:0]</td></tr> <tr><td>8h</td><td>VREG1[7:0]</td></tr> <tr><td>9h</td><td>VREG2[7:0]</td></tr> <tr><td>68h~7Bh</td><td>REGAM0_P~ REGAM255_P</td></tr> <tr><td>7Ch~8Fh</td><td>REGAM0_N~ REGAM255_N</td></tr> </tbody> </table>												PGM_ADR[15:0]	Programming data	1h	ID1	2h	ID2	3h	ID3	4h	VCM1[8]	5h	VCM1[7:0]	6h	VCM2[8]	7h	VCM2[7:0]	8h	VREG1[7:0]	9h	VREG2[7:0]	68h~7Bh	REGAM0_P~ REGAM255_P	7Ch~8Fh	REGAM0_N~ REGAM255_N
PGM_ADR[15:0]	Programming data																																			
1h	ID1																																			
2h	ID2																																			
3h	ID3																																			
4h	VCM1[8]																																			
5h	VCM1[7:0]																																			
6h	VCM2[8]																																			
7h	VCM2[7:0]																																			
8h	VREG1[7:0]																																			
9h	VREG2[7:0]																																			
68h~7Bh	REGAM0_P~ REGAM255_P																																			
7Ch~8Fh	REGAM0_N~ REGAM255_N																																			
Restriction	None																																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																
Status	Availability																																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																																			
Sleep In	Yes																																			
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>00h_00h_00h</td></tr> <tr><td>S/W Reset</td><td>00h_00h_00h</td></tr> <tr><td>H/W Reset</td><td>00h_00h_00h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_00h_00h	S/W Reset	00h_00h_00h	H/W Reset	00h_00h_00h																
Status	Default Value																																			
Power On Sequence	00h_00h_00h																																			
S/W Reset	00h_00h_00h																																			
H/W Reset	00h_00h_00h																																			

5.4.17. NV Memory Protection Key (E3h~E5h)

Command Page			Page 1																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default									
E3h	1st	W/R	KEY[23:16]																	
E4h	1st	W/R	KEY[15:8]																	
E5h	1st	W/R	KEY[7:0]																	
Description		<p>KEY[23:0]: NV memory programming protection key.</p> <p>Write an OTP data to PGM_DATA[7:0], this KEY[23:0] must set 0x55AA66h to enable OTP programming. If the KEY[23:0] is not 0x55AA66h, the NV Memory program will be aborted.</p>																		
Restriction		None																		
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																			
Normal Mode On, Idle Mode Off, Sleep Out	Yes																			
Normal Mode On, Idle Mode On, Sleep Out	Yes																			
Sleep In	Yes																			
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h_00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h_00h_00h	S/W Reset	00h_00h_00h	H/W Reset	00h_00h_00h	
Status	Default Value																			
Power On Sequence	00h_00h_00h																			
S/W Reset	00h_00h_00h																			
H/W Reset	00h_00h_00h																			

5.4.18. NV Memory Status Read (E6h~E9h)

Command Page			Page 1																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																			
E6h	1st	R	0	ID2_MK[2:0]			0	ID1_MK[2:0]			00h																			
E7h	1st	R	0	0	0	0	0	ID3_MK[2:0]			00h																			
E8h	1st	R	GAMMA_P_MK	GAMMA_N_MK	VCM2_MK[2:0]			VCM1_MK[2:0]			00h																			
E9h	1st	R	OTP_BU_SY	0	0	0	0	0	0	0	00h																			
Description	These registers uses a mark to record the NV memory programmed time. The bits are increase "+1" automatically after writing the PGM_DATA [7:0] to the NV memory.																													
	ID1_MK[2:0]/ID2_MK[2:0]: <table border="1"> <thead> <tr> <th colspan="3">ID1_MK[2:0] / ID2_MK[2:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>No Programmed</td> </tr> <tr> <td>0</td><td>0</td><td>1</td><td>Programmed 1 time already</td> </tr> <tr> <td>0</td><td>1</td><td>1</td><td>Programmed 2 times already</td> </tr> <tr> <td>1</td><td>1</td><td>1</td><td>Programmed 3 times already</td> </tr> </tbody> </table>											ID1_MK[2:0] / ID2_MK[2:0]			Description	0	0	0	No Programmed	0	0	1	Programmed 1 time already	0	1	1	Programmed 2 times already	1	1	1
ID1_MK[2:0] / ID2_MK[2:0]			Description																											
0	0	0	No Programmed																											
0	0	1	Programmed 1 time already																											
0	1	1	Programmed 2 times already																											
1	1	1	Programmed 3 times already																											
ID3_MK[2:0]: <table border="1"> <thead> <tr> <th colspan="3">ID3_MK[2:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>No Programmed</td> </tr> <tr> <td>0</td><td>0</td><td>1</td><td>Programmed 1 time already</td> </tr> <tr> <td>0</td><td>1</td><td>1</td><td>Programmed 2 times already</td> </tr> <tr> <td>1</td><td>1</td><td>1</td><td>Programmed 3 times already</td> </tr> </tbody> </table>											ID3_MK[2:0]			Description	0	0	0	No Programmed	0	0	1	Programmed 1 time already	0	1	1	Programmed 2 times already	1	1	1	Programmed 3 times already
ID3_MK[2:0]			Description																											
0	0	0	No Programmed																											
0	0	1	Programmed 1 time already																											
0	1	1	Programmed 2 times already																											
1	1	1	Programmed 3 times already																											
VCM1_MK[2:0] / VCM2_MK[2:0]: <table border="1"> <thead> <tr> <th colspan="3">VCM1_MK[2:0] / VCM2_MK[2:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>No Programmed</td> </tr> <tr> <td>0</td><td>0</td><td>1</td><td>Programmed 1 time already</td> </tr> <tr> <td>0</td><td>1</td><td>1</td><td>Programmed 2 times already</td> </tr> <tr> <td>1</td><td>1</td><td>1</td><td>Programmed 3 times already</td> </tr> </tbody> </table>											VCM1_MK[2:0] / VCM2_MK[2:0]			Description	0	0	0	No Programmed	0	0	1	Programmed 1 time already	0	1	1	Programmed 2 times already	1	1	1	Programmed 3 times already
VCM1_MK[2:0] / VCM2_MK[2:0]			Description																											
0	0	0	No Programmed																											
0	0	1	Programmed 1 time already																											
0	1	1	Programmed 2 times already																											
1	1	1	Programmed 3 times already																											
GAMP_MK / GAMN_MK : <table border="1"> <thead> <tr> <th colspan="2">GAMP_MK / GAMN_MK</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td colspan="2">0</td><td>No Programmed</td> </tr> <tr> <td colspan="2">1</td><td>Programmed 1 time already</td> </tr> </tbody> </table>											GAMP_MK / GAMN_MK		Description	0		No Programmed	1		Programmed 1 time already											
GAMP_MK / GAMN_MK		Description																												
0		No Programmed																												
1		Programmed 1 time already																												
Restriction	OTP_BUSY: The status bit of the NV memory programming.																													
	<table border="1"> <thead> <tr> <th>OTP_BUSY</th> <th>The Status of NV Memory</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Idle</td> </tr> <tr> <td>1</td> <td>Busy</td> </tr> </tbody> </table>											OTP_BUSY	The Status of NV Memory	0	Idle	1	Busy													
OTP_BUSY	The Status of NV Memory																													
0	Idle																													
1	Busy																													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes											
Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																													
Sleep In	Yes																													

Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>00h_00h_00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h_00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h_00h_00h</td></tr></tbody></table>	Status	Default Value	Power On Sequence	00h_00h_00h_00h	S/W Reset	00h_00h_00h_00h	H/W Reset	00h_00h_00h_00h
Status	Default Value								
Power On Sequence	00h_00h_00h_00h								
S/W Reset	00h_00h_00h_00h								
H/W Reset	00h_00h_00h_00h								

5.4.19. Time Stamp (F0h~F1h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
F0h	1st	W/R	Time_Stamp_Week[7:0]																
F1h	1st	W/R	Time_Stamp_Year[7:0]																
Description		This command identifies the display module's manufacture date Time_Stamp_Week[7:0]: Week of manufacture. Time_Stamp_Year[7:0]: Year of manufacture.																	
Restriction																			
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h_00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h_00h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		

5.4.20. EXTC Command Set Enable Register (FFh)

Command Page			Page 1																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
FFh	1st	W	1	0	0	1	1	0	0	0	98h																											
	2nd	W	1	0	0	0	0	0	0	1	81h																											
	3rd	W	PAGE[7:0]								01h																											
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable “Page command set” available See section “5.1 Command Flow”.</p>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																					
00h	Page 0																																					
01h	Page 1																																					
02h	Page 2																																					
03h	Page 3																																					
04h	Page 4																																					
05h	Page 5																																					
06h	Page 6																																					
07h	Page 7																																					
08h	Page 8																																					
09h	Page 9																																					
0Ah	Page 10																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>01h</td></tr> <tr><td>S/W Reset</td><td>01h</td></tr> <tr><td>H/W Reset</td><td>01h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	01h	S/W Reset	01h	H/W Reset	01h																				
Status	Default Value																																					
Power On Sequence	01h																																					
S/W Reset	01h																																					
H/W Reset	01h																																					

5.5. Page 2 Command Description

5.5.1. Dynamic Backlight Control 1 (03h~05h)

Command Page			Page 2																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
03h	1st	W/R	0	TT_STP_MED[2:0]			1	TT_STP_LOW[2:0]			29h																																				
04h	1st	W/R	0	ST_TIM_LOW[2:0]			0	TT_STP_HIGH[2:0]			14h																																				
05h	1st	W/R	0	ST_TIM_HIGH[2:0]			0	ST_TIM_MED[2:0]			32h																																				
Description	<p>TT_STP_HIGH[2:0]: This parameter is used set the dimming transition step for CABC high enhancement.</p> <p>TT_STP_MED[2:0]: This parameter is used set the dimming transition step for CABC medium enhancement.</p> <p>TT_STP_LOW[2:0]: This parameter is used set the dimming transition step for CABC low enhancement.</p> <table border="1"> <thead> <tr> <th>TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>0h</td><td>1 step</td></tr> <tr><td>1h</td><td>2 step</td></tr> <tr><td>2h</td><td>4 step</td></tr> <tr><td>3h</td><td>8 step</td></tr> <tr><td>4h</td><td>16 step</td></tr> <tr><td>5h</td><td>32 step</td></tr> <tr><td>6h</td><td>64 step</td></tr> <tr><td>7h</td><td>128 step</td></tr> </tbody> </table> <p>ST_TIM_HIGH[2:0]: This parameter is used set the dimming time for CABC high enhancement.</p> <p>ST_TIM_MED[2:0]: This parameter is used set the dimming time for CABC medium enhancement.</p> <p>ST_TIM_LOW[2:0]: This parameter is used set the dimming time for CABC low enhancement.</p> <table border="1"> <thead> <tr> <th>ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>0h</td><td>1 frame</td></tr> <tr><td>1h</td><td>2 frame</td></tr> <tr><td>2h</td><td>4 frame</td></tr> <tr><td>3h</td><td>8 frame</td></tr> <tr><td>4h</td><td>16 frame</td></tr> <tr><td>5h</td><td>32 frame</td></tr> <tr><td>6h</td><td>64 frame</td></tr> <tr><td>7h</td><td>128 frame</td></tr> </tbody> </table>											TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]	Description	0h	1 step	1h	2 step	2h	4 step	3h	8 step	4h	16 step	5h	32 step	6h	64 step	7h	128 step	ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]	Description	0h	1 frame	1h	2 frame	2h	4 frame	3h	8 frame	4h	16 frame	5h	32 frame	6h	64 frame	7h	128 frame
TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]	Description																																														
0h	1 step																																														
1h	2 step																																														
2h	4 step																																														
3h	8 step																																														
4h	16 step																																														
5h	32 step																																														
6h	64 step																																														
7h	128 step																																														
ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]	Description																																														
0h	1 frame																																														
1h	2 frame																																														
2h	4 frame																																														
3h	8 frame																																														
4h	16 frame																																														
5h	32 frame																																														
6h	64 frame																																														
7h	128 frame																																														
Restriction																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>29h_14h_32h</td></tr> <tr><td>S/W Reset</td><td>29h_14h_32h</td></tr> <tr><td>H/W Reset</td><td>29h_14h_32h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	29h_14h_32h	S/W Reset	29h_14h_32h	H/W Reset	29h_14h_32h																												
Status	Default Value																																														
Power On Sequence	29h_14h_32h																																														
S/W Reset	29h_14h_32h																																														
H/W Reset	29h_14h_32h																																														

5.5.2. Dynamic Backlight Control 2 (06h~07h)

Command Page			Page 2																																				
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																												
06h	1st	W/R	0	PWM_DUTY_PRECISION[2:0]			0	LEDPW M_POL	LEDON_ POL	LEDON	00h																												
07h	1st	W/R	PWM_DIV[7:0]									0Eh																											
Description		LEDON: The bit is used to define LEDON enable. LEDON_POL: The bit is used to define polarity of LEDON. LEDPWM_POL: The bit is used to define polarity of LEDPWM signal.																																					
		<table border="1"> <thead> <tr> <th>BL</th> <th>LEDPWM_POL</th> <th>LEDPWM pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Always low</td> </tr> <tr> <td>0</td> <td>1</td> <td>Always high</td> </tr> <tr> <td>1</td> <td>0</td> <td>Original polarity of LEDPWM signal</td> </tr> <tr> <td>1</td> <td>1</td> <td>Inversed polarity of LEDPWM signal</td> </tr> </tbody> </table>												BL	LEDPWM_POL	LEDPWM pin	0	0	Always low	0	1	Always high	1	0	Original polarity of LEDPWM signal	1	1	Inversed polarity of LEDPWM signal											
BL	LEDPWM_POL	LEDPWM pin																																					
0	0	Always low																																					
0	1	Always high																																					
1	0	Original polarity of LEDPWM signal																																					
1	1	Inversed polarity of LEDPWM signal																																					
PWM_DUTY_PRECISION[2:0] / PWM_DIV[7:0]: LEDPWM output period control. This command is used to adjust the PWM waveform period of PWM_OUT. The PWM period is calculated using the following equation.																																							
$f_{LEDPWM} = \frac{32 \text{ MHz}}{(PWM_DIV[7:0] + 1) \times PWM_DUTY_PRECISION}$																																							
<table border="1"> <thead> <tr> <th>PWM_DUTY_PRECISION[2:0]</th> <th>PWM_DUTY_PRECISION</th> <th>f_{LEDPWM} (MAX) (PWM_DIV[7:0]=0)</th> <th>f_{LEDPWM} (min) (PWM_DIV[7:0]=255)</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>4096</td> <td>7.8 KHz</td> <td>31 Hz</td> </tr> <tr> <td>1h</td> <td>2048</td> <td>15.6 KHz</td> <td>61 Hz</td> </tr> <tr> <td>2h</td> <td>1024</td> <td>31.2 KHz</td> <td>122 Hz</td> </tr> <tr> <td>3h</td> <td>512</td> <td>62.5 KHz</td> <td>244 Hz</td> </tr> <tr> <td>4h</td> <td>256</td> <td>125 KHz</td> <td>488 Hz</td> </tr> <tr> <td>5h~7h</td> <td>Reserved</td> <td>X</td> <td>X</td> </tr> </tbody> </table>												PWM_DUTY_PRECISION[2:0]	PWM_DUTY_PRECISION	f _{LEDPWM} (MAX) (PWM_DIV[7:0]=0)	f _{LEDPWM} (min) (PWM_DIV[7:0]=255)	0h	4096	7.8 KHz	31 Hz	1h	2048	15.6 KHz	61 Hz	2h	1024	31.2 KHz	122 Hz	3h	512	62.5 KHz	244 Hz	4h	256	125 KHz	488 Hz	5h~7h	Reserved	X	X
PWM_DUTY_PRECISION[2:0]	PWM_DUTY_PRECISION	f _{LEDPWM} (MAX) (PWM_DIV[7:0]=0)	f _{LEDPWM} (min) (PWM_DIV[7:0]=255)																																				
0h	4096	7.8 KHz	31 Hz																																				
1h	2048	15.6 KHz	61 Hz																																				
2h	1024	31.2 KHz	122 Hz																																				
3h	512	62.5 KHz	244 Hz																																				
4h	256	125 KHz	488 Hz																																				
5h~7h	Reserved	X	X																																				
<p>The diagram shows a square wave signal labeled "LEDPWM". A horizontal double-headed arrow above the signal is labeled "t_{period}". Below the signal, two adjacent low-to-high transitions are labeled "t_{off}" and "t_{on}". To the right of the signal, a small box contains the text "CABC ON".</p>																																							
<i>Note : The output frequency tolerance of internal frequency divider in CABC is ±10%</i> X = void.																																							
Restriction																																							
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																																						
Sleep In	Yes																																						
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h_0Eh</td> </tr> <tr> <td>S/W Reset</td> <td>00h_0Eh</td> </tr> <tr> <td>H/W Reset</td> <td>00h_0Eh</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h_0Eh	S/W Reset	00h_0Eh	H/W Reset	00h_0Eh																		
Status	Default Value																																						
Power On Sequence	00h_0Eh																																						
S/W Reset	00h_0Eh																																						
H/W Reset	00h_0Eh																																						

5.5.3. IIE Function Control (10h~19h)

Command Page			Page 2																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default										
10h	1st	W/R	0	0	0	AXIS_EN	0	PRT_EN	SKIN_EN	0	06h										
11h	1st	W/R	0	AUTO_M EAN	0	0	CN_EN	CN_INV	SHP_EN	0	00h										
12h	1st	W/R	0	0	0	0	0	0	CN_LV[1:0]		02h										
13h	1st	W/R	0	0	SHP_LV[1:0]		SRE_MIDIV_LV[1:0]		0	0	20h										
15h	1st	W/R	RGB_MEAN[7:0]								80h										
16h	1st	W/R	SRE_HY STERESI S_EN	0	0	SRE_DI M_EN	SRE_SC _EN	SRE_CE _EN	0	0	1Ch										
17h	1st	W/R	0	SRE_OFFSETS[2:0]			0	SRE_DIM_STP[2:0]			01h										
18h	1st	W/R	SRE_DIM_FRAME[7:0]								08h										
19h	1st	W/R	SRE_SC_GAIN_ADJ[2:0]			SRE_HYSTESIS_LIMIT[4:0]			C0h												
Description	AXIS_EN: Enable the 24-axis adjustment of saturation enhancement. PRT_EN: Enable the over-saturation protection of saturation enhancement. SKIN_EN: Enable the skin-tone protection of saturation enhancement. AUTO_MEAN: Enable auto image mean calculation RGB_MEAN[7:0] is not available when AUTO_MEAN=1h. CN_EN: Enable contrast enhancement. CN_INV: Select contrast enhancement Function.																				
	<table border="1"> <tr> <td>CN_INV</td> <td>Contrast Function</td> </tr> <tr> <td>0</td> <td>Contrast increase</td> </tr> <tr> <td>1</td> <td>Contrast decrease</td> </tr> </table>												CN_INV	Contrast Function	0	Contrast increase	1	Contrast decrease			
CN_INV	Contrast Function																				
0	Contrast increase																				
1	Contrast decrease																				
SHP_EN: Enable sharpness enhancement.																					
CN_LV[1:0] : Define contrast enhancement level.																					
SRE_MIDIV_LV[1:0] : Define SRE medium level enhancement select.																					
<table border="1"> <tr> <td>SRE_MIDIV_LV[1:0]</td> <td>Enhancement level</td> </tr> <tr> <td>00h / 11h</td> <td>Level_M</td> </tr> <tr> <td>01h</td> <td>Level_H</td> </tr> <tr> <td>10h</td> <td>Level_L</td> </tr> </table>												SRE_MIDIV_LV[1:0]	Enhancement level	00h / 11h	Level_M	01h	Level_H	10h	Level_L		
SRE_MIDIV_LV[1:0]	Enhancement level																				
00h / 11h	Level_M																				
01h	Level_H																				
10h	Level_L																				
SHP_LV[1:0] : Define sharpness enhancement level.																					
<table border="1"> <tr> <td>CN_LV[1:0] SHP_LV[1:0]</td> <td>Enhancement level</td> </tr> <tr> <td>0h</td> <td>Level_L</td> </tr> <tr> <td>1h</td> <td>Level_M</td> </tr> <tr> <td>2h</td> <td>Level_H</td> </tr> </table>												CN_LV[1:0] SHP_LV[1:0]	Enhancement level	0h	Level_L	1h	Level_M	2h	Level_H		
CN_LV[1:0] SHP_LV[1:0]	Enhancement level																				
0h	Level_L																				
1h	Level_M																				
2h	Level_H																				
RGB_MEAN[7:0] : Setting image mean value, available when AUTO_MEAN=0h.																					
SRE_HYSTESIS_EN: SRE hysteresis mode enable signal.																					
SRE_DIM_EN: SRE dimming function enable signal.																					
SRE_SC_EN: SRE saturation compensation enable.																					
SRE_CE_EN: SRE contrast enhancement enable.																					
SRE_OFFSETS[2:0] : SRE offset value																					
SRE_DIM_STP[2:0] : Setting the number of dimming steps for transition																					
<table border="1"> <tr> <td>SRE_DIM_STP[2:0]</td> <td>Description</td> </tr> <tr> <td>0h</td> <td>2 step</td> </tr> <tr> <td>1h</td> <td>4 step</td> </tr> </table>												SRE_DIM_STP[2:0]	Description	0h	2 step	1h	4 step				
SRE_DIM_STP[2:0]	Description																				
0h	2 step																				
1h	4 step																				

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

		<table border="1"> <tr><td>2h</td><td>8 step</td></tr> <tr><td>3h</td><td>16 step</td></tr> <tr><td>4h</td><td>32 step</td></tr> <tr><td>5h</td><td>64 step</td></tr> <tr><td>6h</td><td>128 step</td></tr> <tr><td>7h</td><td>256 step</td></tr> </table>	2h	8 step	3h	16 step	4h	32 step	5h	64 step	6h	128 step	7h	256 step									
2h	8 step																						
3h	16 step																						
4h	32 step																						
5h	64 step																						
6h	128 step																						
7h	256 step																						
		SRE_DIM_FRAME[7:0]: Setting the step time as frame units for each dimming step																					
		<table border="1"> <thead> <tr><th>SRE_DIM_FRAME[7:0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>0h~2h</td><td>2 frame</td></tr> <tr><td>3</td><td>4 frame</td></tr> <tr><td>4</td><td>4 frame</td></tr> <tr><td>5</td><td>5 frame</td></tr> <tr><td>6</td><td>6 frame</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>254</td><td>254 frame</td></tr> <tr><td>255</td><td>255 frame</td></tr> </tbody> </table>	SRE_DIM_FRAME[7:0]	Description	0h~2h	2 frame	3	4 frame	4	4 frame	5	5 frame	6	6 frame	:	:	:	:	254	254 frame	255	255 frame	
SRE_DIM_FRAME[7:0]	Description																						
0h~2h	2 frame																						
3	4 frame																						
4	4 frame																						
5	5 frame																						
6	6 frame																						
:	:																						
:	:																						
254	254 frame																						
255	255 frame																						
		SRE_SC_GAIN_ADJ[2:0]: SRE saturation compensation gain value																					
		SRE_HYSTESIS_LIMIT[4:0]: SRE hysteresis limit value when hysteresis mode on																					
Restriction		None																					
Register Availability		<table border="1"> <thead> <tr><th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes													
Status	Availability																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																						
Sleep In	Yes																						
Default		<table border="1"> <thead> <tr><th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr> <tr><td>S/W Reset</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr> <tr><td>H/W Reset</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h	S/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h	H/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h													
Status	Default Value																						
Power On Sequence	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																						
S/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																						
H/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																						

5.5.4. IIE Saturation Enhancement Control 1 (1Ah~1Ch)

Command Page			Page 2																																																																															
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																							
1Ah	1st	W/R	0	0	SE_RATIO_L[5:0]						07h																																																																							
1Bh	1st	W/R	0	0	SE_RATIO_M[5:0]						09h																																																																							
1Ch	1st	W/R	0	0	SE_RATIO_H[5:0]						0Ch																																																																							
Description			<p>SE_RATIO_L[5:0]: Define low saturation enhancement level of User Command 55h (Page0_R55h).</p> <p>SE_RATIO_M[5:0]: Define medium saturation enhancement level of User Command 55h (Page0_R55h).</p> <p>SE_RATIO_H[5:0]: Define high saturation enhancement level of User Command 55h (Page0_R55h).</p> $\text{Saturation}_{\text{enhanced}} = \text{Saturation}_{\text{original}} + (\text{Saturation}_{\text{original}} \times SE_RATIO)$ <table border="1"> <thead> <tr> <th>SE_RATIO_L[5:0]</th> <th>Ratio (Dec)</th> <th>SE_RATIO_L[5:0]</th> <th>Ratio (Dec)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>0.0</td><td>10h</td><td>1.0</td></tr> <tr><td>01h</td><td>0.0625</td><td>11h</td><td>1.0625</td></tr> <tr><td>02h</td><td>0.125</td><td>12h</td><td>1.125</td></tr> <tr><td>03h</td><td>0.1875</td><td>13h</td><td>1.1875</td></tr> <tr><td>04h</td><td>0.25</td><td>14h</td><td>1.25</td></tr> <tr><td>05h</td><td>0.3125</td><td>15h</td><td>1.3125</td></tr> <tr><td>06h</td><td>0.375</td><td>16h</td><td>1.375</td></tr> <tr><td>07h</td><td>0.4375</td><td>17h</td><td>1.4375</td></tr> <tr><td>08h</td><td>0.5</td><td>18h</td><td>1.5</td></tr> <tr><td>09h</td><td>0.5625</td><td>19h</td><td>1.5625</td></tr> <tr><td>0Ah</td><td>0.625</td><td>1Ah</td><td>1.625</td></tr> <tr><td>0Bh</td><td>0.6875</td><td>1Bh</td><td>1.6875</td></tr> <tr><td>0Ch</td><td>0.75</td><td>1Ch</td><td>1.75</td></tr> <tr><td>0Dh</td><td>0.8125</td><td>1Dh</td><td>1.8125</td></tr> <tr><td>0Eh</td><td>0.875</td><td>1Eh</td><td>1.875</td></tr> <tr><td>0Fh</td><td>0.9375</td><td>1Fh</td><td>1.9375</td></tr> </tbody> </table>												SE_RATIO_L[5:0]	Ratio (Dec)	SE_RATIO_L[5:0]	Ratio (Dec)	00h	0.0	10h	1.0	01h	0.0625	11h	1.0625	02h	0.125	12h	1.125	03h	0.1875	13h	1.1875	04h	0.25	14h	1.25	05h	0.3125	15h	1.3125	06h	0.375	16h	1.375	07h	0.4375	17h	1.4375	08h	0.5	18h	1.5	09h	0.5625	19h	1.5625	0Ah	0.625	1Ah	1.625	0Bh	0.6875	1Bh	1.6875	0Ch	0.75	1Ch	1.75	0Dh	0.8125	1Dh	1.8125	0Eh	0.875	1Eh	1.875	0Fh	0.9375	1Fh	1.9375
SE_RATIO_L[5:0]	Ratio (Dec)	SE_RATIO_L[5:0]	Ratio (Dec)																																																																															
00h	0.0	10h	1.0																																																																															
01h	0.0625	11h	1.0625																																																																															
02h	0.125	12h	1.125																																																																															
03h	0.1875	13h	1.1875																																																																															
04h	0.25	14h	1.25																																																																															
05h	0.3125	15h	1.3125																																																																															
06h	0.375	16h	1.375																																																																															
07h	0.4375	17h	1.4375																																																																															
08h	0.5	18h	1.5																																																																															
09h	0.5625	19h	1.5625																																																																															
0Ah	0.625	1Ah	1.625																																																																															
0Bh	0.6875	1Bh	1.6875																																																																															
0Ch	0.75	1Ch	1.75																																																																															
0Dh	0.8125	1Dh	1.8125																																																																															
0Eh	0.875	1Eh	1.875																																																																															
0Fh	0.9375	1Fh	1.9375																																																																															
Restriction	None																																																																																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																														
Status	Availability																																																																																	
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																																	
Sleep In	Yes																																																																																	
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>07h_09h_0Ch</td></tr> <tr><td>S/W Reset</td><td>07h_09h_0Ch</td></tr> <tr><td>H/W Reset</td><td>07h_09h_0Ch</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	07h_09h_0Ch	S/W Reset	07h_09h_0Ch	H/W Reset	07h_09h_0Ch																																																														
Status	Default Value																																																																																	
Power On Sequence	07h_09h_0Ch																																																																																	
S/W Reset	07h_09h_0Ch																																																																																	
H/W Reset	07h_09h_0Ch																																																																																	

5.5.5. IIE Saturation Protection Control (40h~4Fh)

Command Page			Page 2									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default	
40h	1st	W/R	0	0	0		LEVEL0_SR[4:0]				02h	
41h	1st	W/R	0	0	0		LEVEL1_SR[4:0]				04h	
42h	1st	W/R	0	0	0		LEVEL2_SR[4:0]				06h	
43h	1st	W/R	0	0	0		LEVEL3_SR[4:0]				08h	
44h	1st	W/R	0	0	0		LEVEL4_SR[4:0]				0Ah	
45h	1st	W/R	0	0	0		LEVEL5_SR[4:0]				0Ch	
46h	1st	W/R	0	0	0		LEVEL6_SR[4:0]				0Eh	
47h	1st	W/R	0	0	0		LEVEL7_SR[4:0]				0Eh	
48h	1st	W/R	0	0	0		LEVEL8_SR[4:0]				0Ch	
49h	1st	W/R	0	0	0		LEVEL9_SR[4:0]				0Ah	
4Ah	1st	W/R	0	0	0		LEVEL10_SR[4:0]				08h	
4Bh	1st	W/R	0	0	0		LEVEL11_SR[4:0]				06h	
4Ch	1st	W/R	0	0	0		LEVEL12_SR[4:0]				04h	
4Dh	1st	W/R	0	0	0		LEVEL13_SR[4:0]				03h	
4Eh	1st	W/R	0	0	0		LEVEL14_SR[4:0]				02h	
4Fh	1st	W/R	0	0	0		LEVEL15_SR[4:0]				00h	
Description	<p>This register is used to restrict the enhancement gain of saturation enhancement. This function is able to use when PRT_EN=1.</p> <p>LEVEL0_SR[4:0]: Adjust the weight value of saturation steps 0~15.</p> <p>LEVEL1_SR[4:0]: Adjust the weight value of saturation steps 16~31.</p> <p>LEVEL2_SR[4:0]: Adjust the weight value of saturation steps 32~47.</p> <p>LEVEL3_SR[4:0]: Adjust the weight value of saturation steps 48~63.</p> <p>LEVEL4_SR[4:0]: Adjust the weight value of saturation steps 64~79.</p> <p>LEVEL5_SR[4:0]: Adjust the weight value of saturation steps 80~95.</p> <p>LEVEL6_SR[4:0]: Adjust the weight value of saturation steps 96~111.</p> <p>LEVEL7_SR[4:0]: Adjust the weight value of saturation steps 128~143.</p> <p>LEVEL8_SR[4:0]: Adjust the weight value of saturation steps 144~159.</p> <p>LEVEL9_SR[4:0]: Adjust the weight value of saturation steps 160~175.</p> <p>LEVEL10_SR[4:0]: Adjust the weight value of saturation steps 176~191.</p> <p>LEVEL11_SR[4:0]: Adjust the weight value of saturation steps 192~207.</p> <p>LEVEL12_SR[4:0]: Adjust the weight value of saturation steps 208~223.</p> <p>LEVEL13_SR[4:0]: Adjust the weight value of saturation steps 224~239.</p> <p>LEVEL14_SR[4:0]: Adjust the weight value of saturation steps 240~255.</p> <p>LEVEL15_SR[4:0]: Adjust the weight value of saturation steps 256.</p>											

$$\text{Saturation}_{\text{enhanced}} = \text{Saturation}_{\text{original}} + (\text{Saturation}_{\text{original}} \times SE_RATIO \times PRT_RATIO)$$

$$PRT_RATIO = 0 \sim 1.0$$


Restriction	None								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h</td></tr> <tr> <td>S/W Reset</td><td>02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h</td></tr> <tr> <td>H/W Reset</td><td>02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h	S/W Reset	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h	H/W Reset	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h
Status	Default Value								
Power On Sequence	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h								
S/W Reset	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h								
H/W Reset	02h_04h_06h_08h_0Ah_0Ch_0Eh_0Eh_0Ch_0Ah_08h_06h_04h_03h_02h_00h								

5.5.6. IIE Sharpness Enhancement Control (5Ah~5Ch)

Command Page			Page 2																																																																													
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																					
5Ah	1st	W/R	0	0	0	SHP_RATIO[4:0]			18h																																																																							
5Bh	1st	W/R	SHP_THR_H[7:0]			64h																																																																										
5Ch	1st	W/R	SHP_THR_L[7:0]			1Eh																																																																										
Description	This register sets the enhancement level of the sharpness enhancement. This function is able to use when SHP_EN=1 SHP_RATIO[4:0]: Adjust the ratio of sharpness enhancement. $Y_{enh} = Y_{org} + (Y_{org} - \text{blur}(Y_{org})) \times \text{SHP_RATIO}$ <table border="1"> <thead> <tr> <th>SHP_RATIO[4:0]</th> <th>Ratio (Dec)</th> <th>SHP_RATIO[4:0]</th> <th>Ratio (Dec)</th> </tr> </thead> <tbody> <tr><td>00h</td><td>0.0</td><td>10h</td><td>2.0</td></tr> <tr><td>01h</td><td>0.125</td><td>11h</td><td>2.125</td></tr> <tr><td>02h</td><td>0.25</td><td>12h</td><td>2.25</td></tr> <tr><td>03h</td><td>0.375</td><td>13h</td><td>2.375</td></tr> <tr><td>04h</td><td>0.5</td><td>14h</td><td>2.5</td></tr> <tr><td>05h</td><td>0.625</td><td>15h</td><td>2.625</td></tr> <tr><td>06h</td><td>0.75</td><td>16h</td><td>2.75</td></tr> <tr><td>07h</td><td>0.875</td><td>17h</td><td>2.875</td></tr> <tr><td>08h</td><td>1.0</td><td>18h</td><td>3.0</td></tr> <tr><td>09h</td><td>1.125</td><td>19h</td><td>3.125</td></tr> <tr><td>0Ah</td><td>1.25</td><td>1Ah</td><td>3.25</td></tr> <tr><td>0Bh</td><td>1.375</td><td>1Bh</td><td>3.375</td></tr> <tr><td>0Ch</td><td>1.5</td><td>1Ch</td><td>3.5</td></tr> <tr><td>0Dh</td><td>1.625</td><td>1Dh</td><td>3.625</td></tr> <tr><td>0Eh</td><td>1.75</td><td>1Eh</td><td>3.75</td></tr> <tr><td>0Fh</td><td>1.875</td><td>1Fh</td><td>3.875</td></tr> </tbody> </table> SHP_THR_H[7:0]: Define Sharpness enhancement upper bound threshold. SHP_THR_L[7:0]: Define Sharpness enhancement lower bound threshold.												SHP_RATIO[4:0]	Ratio (Dec)	SHP_RATIO[4:0]	Ratio (Dec)	00h	0.0	10h	2.0	01h	0.125	11h	2.125	02h	0.25	12h	2.25	03h	0.375	13h	2.375	04h	0.5	14h	2.5	05h	0.625	15h	2.625	06h	0.75	16h	2.75	07h	0.875	17h	2.875	08h	1.0	18h	3.0	09h	1.125	19h	3.125	0Ah	1.25	1Ah	3.25	0Bh	1.375	1Bh	3.375	0Ch	1.5	1Ch	3.5	0Dh	1.625	1Dh	3.625	0Eh	1.75	1Eh	3.75	0Fh	1.875	1Fh	3.875
SHP_RATIO[4:0]	Ratio (Dec)	SHP_RATIO[4:0]	Ratio (Dec)																																																																													
00h	0.0	10h	2.0																																																																													
01h	0.125	11h	2.125																																																																													
02h	0.25	12h	2.25																																																																													
03h	0.375	13h	2.375																																																																													
04h	0.5	14h	2.5																																																																													
05h	0.625	15h	2.625																																																																													
06h	0.75	16h	2.75																																																																													
07h	0.875	17h	2.875																																																																													
08h	1.0	18h	3.0																																																																													
09h	1.125	19h	3.125																																																																													
0Ah	1.25	1Ah	3.25																																																																													
0Bh	1.375	1Bh	3.375																																																																													
0Ch	1.5	1Ch	3.5																																																																													
0Dh	1.625	1Dh	3.625																																																																													
0Eh	1.75	1Eh	3.75																																																																													
0Fh	1.875	1Fh	3.875																																																																													
Restriction	None																																																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																												
Status	Availability																																																																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																															
Sleep In	Yes																																																																															
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>18h_64h_1Eh</td></tr> <tr><td>S/W Reset</td><td>18h_64h_1Eh</td></tr> <tr><td>H/W Reset</td><td>18h_64h_1Eh</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	18h_64h_1Eh	S/W Reset	18h_64h_1Eh	H/W Reset	18h_64h_1Eh																																																												
Status	Default Value																																																																															
Power On Sequence	18h_64h_1Eh																																																																															
S/W Reset	18h_64h_1Eh																																																																															
H/W Reset	18h_64h_1Eh																																																																															

5.5.7. IIE Contrast Enhancement Control (60h~66h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
60h	1st	W/R	0	0	CN_00[5:0]				0Eh										
61h	1st	W/R	0	0	CN_01[5:0]				18h										
62h	1st	W/R	0	0	CN_02[5:0]				24h										
63h	1st	W/R	0	0	CN_03[5:0]				28h										
64h	1st	W/R	0	0	CN_04[5:0]				24h										
65h	1st	W/R	0	0	CN_05[5:0]				18h										
66h	1st	W/R	0	0	CN_06[5:0]				0Eh										
Description			This register sets the weight value of the turning point of contrast gain curve. This function is able to use when CN_EN=1 CN_00[5:0]: Adjust the weight of S curve ratio of turning point 1. CN_01[5:0]: Adjust the weight of S curve ratio of turning point 2. CN_02[5:0]: Adjust the weight of S curve ratio of turning point 3. CN_03[5:0]: Adjust the weight of S curve ratio of turning point 4. CN_04[5:0]: Adjust the weight of S curve ratio of turning point 5. CN_05[5:0]: Adjust the weight of S curve ratio of turning point 6. CN_06[5:0]: Adjust the weight of S curve ratio of turning point 7.																
Restriction			None																
Register Availability			<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default			<table border="1" style="width: 100%; text-align: center;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0Eh_18h_24h_28h_24h_18h_0Eh</td> </tr> <tr> <td>S/W Reset</td> <td>0Eh_18h_24h_28h_24h_18h_0Eh</td> </tr> <tr> <td>H/W Reset</td> <td>0Eh_18h_24h_28h_24h_18h_0Eh</td> </tr> </tbody> </table>									Status	Default Value	Power On Sequence	0Eh_18h_24h_28h_24h_18h_0Eh	S/W Reset	0Eh_18h_24h_28h_24h_18h_0Eh	H/W Reset	0Eh_18h_24h_28h_24h_18h_0Eh
Status	Default Value																		
Power On Sequence	0Eh_18h_24h_28h_24h_18h_0Eh																		
S/W Reset	0Eh_18h_24h_28h_24h_18h_0Eh																		
H/W Reset	0Eh_18h_24h_28h_24h_18h_0Eh																		



5.5.8. EXTC Command Set Enable Register (FFh)

Command Page			Page 2																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]								02h																										
Description	PAGE[7:0]: Set the command page.																																				
	<table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable "Page command set" available																																					
See section "5.1 Command Flow".																																					
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>02h</td></tr> <tr><td>S/W Reset</td><td>02h</td></tr> <tr><td>H/W Reset</td><td>02h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	02h	S/W Reset	02h	H/W Reset	02h																		
Status	Default Value																																				
Power On Sequence	02h																																				
S/W Reset	02h																																				
H/W Reset	02h																																				

5.6. Page 3 Command Description

5.6.1. EXTC Command Set Enable Register (FFh)

Command Page			Page 3																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]																																		
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable "Page command set" available See section "5.1 Command Flow".</p>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>03h</td></tr> <tr><td>S/W Reset</td><td>03h</td></tr> <tr><td>H/W Reset</td><td>03h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	03h	S/W Reset	03h	H/W Reset	03h																			
Status	Default Value																																				
Power On Sequence	03h																																				
S/W Reset	03h																																				
H/W Reset	03h																																				

5.7. Page 4 Command Description

5.7.1. DSI Lanes Control (00h)

Command Page		Page 4																	
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
00h	1st	W/R	MIPI_LA NE_SEL	0	0	0	0	0	0	0	80h								
Description		MIPI_LANE_SEL: MIPI DSI lane number selection <i>Note: When use this setting, please reference to chapter 4.1 "DSI System Interface".</i>																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>80h</td> </tr> <tr> <td>S/W Reset</td> <td>80h</td> </tr> <tr> <td>H/W Reset</td> <td>80h</td> </tr> </tbody> </table>										Status	Default Value	Power On Sequence	80h	S/W Reset	80h	H/W Reset	80h
Status	Default Value																		
Power On Sequence	80h																		
S/W Reset	80h																		
H/W Reset	80h																		

5.7.2. Touch Synchronization Timing Adjust (27h~2Ah)

Command Page			Page 4																																																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																											
27h	1st	W/R	TOUCH_OPT[1:0]		VSOD[1:0]		HSOM[1:0]		HFP_HB_P_OPT	VS_PW_OPT	00h																																																											
28h	1st	W/R			HSOD[7:0]						05h																																																											
29h	1st	W/R			HSOHW[7:0]						19h																																																											
2Ah	1st	W/R	VS_OUT_EN	HS_OUT_EN	VS_OUT_POL	HS_OUT_POL	0	0	STB_EN	0	F0h																																																											
Description	This command controls the synchronization output. This function is able to use when Page1_R29h=01h. TOUCH_OPT[1:0]: Select the Output Mode of synchronization (time scale: internal T _{OP_CLK}) <table border="1"> <thead> <tr> <th>TOUCH_OPT[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Off</td> </tr> <tr> <td>1h</td> <td>VFP+VBP</td> </tr> <tr> <td>2h</td> <td>Adjustable for VSOUT / HSOUT^(Note 2)</td> </tr> <tr> <td>3h</td> <td>VFP+VBP / HFP+HBP</td> </tr> </tbody> </table> VSOD[1:0]: Set the VSOUT delay timing (time scale: internal T _{OP_CLK}) <table border="1"> <thead> <tr> <th>VSOD[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>0 line (First line of back porch)</td> </tr> <tr> <td>1h</td> <td>1 line</td> </tr> <tr> <td>2h</td> <td>2 line</td> </tr> <tr> <td>3h</td> <td>3 line</td> </tr> </tbody> </table> HSOM[1:0]: Set the HSOUT active period (time scale: internal T _{OP_CLK}) <table border="1"> <thead> <tr> <th>HSOM[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>VACT Period + VFP + VBP</td> </tr> <tr> <td>1h</td> <td>VACT Period</td> </tr> <tr> <td>2h</td> <td>VFP+VBP</td> </tr> <tr> <td>3h</td> <td>Reserved</td> </tr> </tbody> </table> HFP_HBP_OPT: Select the output source for HSOUT <table border="1"> <thead> <tr> <th>HFP_HBP_OPT</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Prebuf-Source</td> </tr> <tr> <td>1</td> <td>HSOUT^(Note 2)</td> </tr> </tbody> </table> VS_PW_OPT: Set the pulse width of VSOUT <table border="1"> <thead> <tr> <th>VS_PW_OPT</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>pulse width = 1H</td> </tr> <tr> <td>1</td> <td>During transition from display off to display on : pulse width = 3H During transition from display on to display off : pulse width = 2H Otherwise : pulse width = 1H</td> </tr> </tbody> </table> HSOD[7:0]: Set HSOUT delay timing (time scale: internal T _{OP_CLK}) <table border="1"> <thead> <tr> <th>HSOD[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>0clk</td> </tr> <tr> <td>1h</td> <td>1clk</td> </tr> <tr> <td>2h</td> <td>2clk</td> </tr> <tr> <td>:</td> <td>:</td> </tr> <tr> <td>FDh</td> <td>253clk</td> </tr> <tr> <td>FEh</td> <td>254clk</td> </tr> <tr> <td>FFh</td> <td>255clk</td> </tr> </tbody> </table>												TOUCH_OPT[1:0]	Description	0h	Off	1h	VFP+VBP	2h	Adjustable for VSOUT / HSOUT ^(Note 2)	3h	VFP+VBP / HFP+HBP	VSOD[1:0]	Description	0h	0 line (First line of back porch)	1h	1 line	2h	2 line	3h	3 line	HSOM[1:0]	Description	0h	VACT Period + VFP + VBP	1h	VACT Period	2h	VFP+VBP	3h	Reserved	HFP_HBP_OPT	Description	0	Prebuf-Source	1	HSOUT ^(Note 2)	VS_PW_OPT	Description	0	pulse width = 1H	1	During transition from display off to display on : pulse width = 3H During transition from display on to display off : pulse width = 2H Otherwise : pulse width = 1H	HSOD[1:0]	Description	0h	0clk	1h	1clk	2h	2clk	:	:	FDh	253clk	FEh	254clk	FFh	255clk
TOUCH_OPT[1:0]	Description																																																																					
0h	Off																																																																					
1h	VFP+VBP																																																																					
2h	Adjustable for VSOUT / HSOUT ^(Note 2)																																																																					
3h	VFP+VBP / HFP+HBP																																																																					
VSOD[1:0]	Description																																																																					
0h	0 line (First line of back porch)																																																																					
1h	1 line																																																																					
2h	2 line																																																																					
3h	3 line																																																																					
HSOM[1:0]	Description																																																																					
0h	VACT Period + VFP + VBP																																																																					
1h	VACT Period																																																																					
2h	VFP+VBP																																																																					
3h	Reserved																																																																					
HFP_HBP_OPT	Description																																																																					
0	Prebuf-Source																																																																					
1	HSOUT ^(Note 2)																																																																					
VS_PW_OPT	Description																																																																					
0	pulse width = 1H																																																																					
1	During transition from display off to display on : pulse width = 3H During transition from display on to display off : pulse width = 2H Otherwise : pulse width = 1H																																																																					
HSOD[1:0]	Description																																																																					
0h	0clk																																																																					
1h	1clk																																																																					
2h	2clk																																																																					
:	:																																																																					
FDh	253clk																																																																					
FEh	254clk																																																																					
FFh	255clk																																																																					

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

	<p>HSOHW[7:0]: Set the high width of HSOUT (time scale: internal T_{OP_CLK})</p> <table border="1"> <thead> <tr> <th>HSOHW[1:0]</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Reserved</td></tr> <tr> <td>1h</td><td>1clk</td></tr> <tr> <td>2h</td><td>2clk</td></tr> <tr> <td>:</td><td>:</td></tr> <tr> <td>FDh</td><td>253clk</td></tr> <tr> <td>FEh</td><td>254clk</td></tr> <tr> <td>FFh</td><td>255clk</td></tr> </tbody> </table> <p>VS_OUT_EN: VS signal output enable (1: enable, 0: disable)</p> <p>HS_OUT_EN: HS signal output enable (1: enable, 0: disable)</p> <p>VS_OUT_POL: VS signal polarity (1: non-inversion, 0: inversion)</p> <p>HS_OUT_POL: HS signal polarity (1: non-inversion, 0: inversion)</p> <p>STB_EN: touch option</p> <p><i>Note 1: T_{OP_CLK}: 32ns</i></p> <p><i>Note 2: When use this setting, please reference to chapter 17 "Touch Synchronization Signal".</i></p>	HSOHW[1:0]	Description	0h	Reserved	1h	1clk	2h	2clk	:	:	FDh	253clk	FEh	254clk	FFh	255clk
HSOHW[1:0]	Description																
0h	Reserved																
1h	1clk																
2h	2clk																
:	:																
FDh	253clk																
FEh	254clk																
FFh	255clk																
Restriction	None																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																
Normal Mode On, Idle Mode On, Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_05h_19h_F0h</td></tr> <tr> <td>S/W Reset</td><td>00h_05h_19h_F0h</td></tr> <tr> <td>H/W Reset</td><td>00h_05h_19h_F0h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_05h_19h_F0h	S/W Reset	00h_05h_19h_F0h	H/W Reset	00h_05h_19h_F0h								
Status	Default Value																
Power On Sequence	00h_05h_19h_F0h																
S/W Reset	00h_05h_19h_F0h																
H/W Reset	00h_05h_19h_F0h																

5.7.3. BIST Mode Function (2Dh,2Fh)

Command Page			Page 4																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
2Dh	1st	W/R	FRM_PT[7:0]																																		
2Fh	1st	W/R	0	0	FRM_CYC[1:0]	0	0	0	FRM_EN	00h	FFh	N																									
Description		FRM_PT[15:0]: Enable/disable the pattern <table border="1"> <thead> <tr> <th>FRM_PT[15:0]</th> <th>Pattern</th> </tr> </thead> <tbody> <tr> <td>FRM_PT[0]</td> <td>White</td> </tr> <tr> <td>FRM_PT[1]</td> <td>Black</td> </tr> <tr> <td>FRM_PT[2]</td> <td>Red</td> </tr> <tr> <td>FRM_PT[3]</td> <td>Green</td> </tr> <tr> <td>FRM_PT[4]</td> <td>Blue</td> </tr> <tr> <td>FRM_PT[5]</td> <td>Gray128</td> </tr> <tr> <td>FRM_PT[6]</td> <td>Gray127</td> </tr> <tr> <td>FRM_PT[7]</td> <td>V-Color bar</td> </tr> </tbody> </table> See also sections: "8 BIST Mode Function " FRM_CYC[1:0]: Set scan cycle of each pattern <table border="1"> <thead> <tr> <th>FRM_CYC[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>64 frames</td> </tr> <tr> <td>1h</td> <td>128 frames</td> </tr> <tr> <td>2h</td> <td>256 frames</td> </tr> <tr> <td>3h</td> <td>512 frames</td> </tr> </tbody> </table> FRM_EN: Enable/disable BIST mode function <table border="1"> <thead> <tr> <th>FRM_EN</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal display</td> </tr> <tr> <td>1</td> <td>Enable BIST mode</td> </tr> </tbody> </table>		FRM_PT[15:0]	Pattern	FRM_PT[0]	White	FRM_PT[1]	Black	FRM_PT[2]	Red	FRM_PT[3]	Green	FRM_PT[4]	Blue	FRM_PT[5]	Gray128	FRM_PT[6]	Gray127	FRM_PT[7]	V-Color bar	FRM_CYC[1:0]	Description	0h	64 frames	1h	128 frames	2h	256 frames	3h	512 frames	FRM_EN	Description	0	Normal display	1	Enable BIST mode
FRM_PT[15:0]	Pattern																																				
FRM_PT[0]	White																																				
FRM_PT[1]	Black																																				
FRM_PT[2]	Red																																				
FRM_PT[3]	Green																																				
FRM_PT[4]	Blue																																				
FRM_PT[5]	Gray128																																				
FRM_PT[6]	Gray127																																				
FRM_PT[7]	V-Color bar																																				
FRM_CYC[1:0]	Description																																				
0h	64 frames																																				
1h	128 frames																																				
2h	256 frames																																				
3h	512 frames																																				
FRM_EN	Description																																				
0	Normal display																																				
1	Enable BIST mode																																				
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>FFh_FFh_00h</td> </tr> <tr> <td>S/W Reset</td> <td>FFh_FFh_00h</td> </tr> <tr> <td>H/W Reset</td> <td>FFh_FFh_00h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	FFh_FFh_00h	S/W Reset	FFh_FFh_00h	H/W Reset	FFh_FFh_00h																		
Status	Default Value																																				
Power On Sequence	FFh_FFh_00h																																				
S/W Reset	FFh_FFh_00h																																				
H/W Reset	FFh_FFh_00h																																				

5.7.4. Power Control 1 (69h)

Command Page			Page 4																											
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																			
69h	1st	W/R	1	CP_VCL_CLP_OPTION_PRE[2:0]		0	1	1	1	1	D7h																			
Description		CP_VCL_CLP_OPTION_PRE[2:0]: Set VCL clamp level. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>CP_VCL_CLP_OPTION_PRE[2:0]</th> <th>VCL clamp level (V)</th> </tr> </thead> <tbody> <tr><td>0h</td><td>-3.0V</td></tr> <tr><td>1h</td><td>-2.9V</td></tr> <tr><td>2h</td><td>-2.8V</td></tr> <tr><td>3h</td><td>-2.7V</td></tr> <tr><td>4h</td><td>-2.6V</td></tr> <tr><td>5h</td><td>-2.5V</td></tr> <tr><td>6h</td><td>-2.4V</td></tr> <tr><td>7h</td><td>-2.3V</td></tr> </tbody> </table>											CP_VCL_CLP_OPTION_PRE[2:0]	VCL clamp level (V)	0h	-3.0V	1h	-2.9V	2h	-2.8V	3h	-2.7V	4h	-2.6V	5h	-2.5V	6h	-2.4V	7h	-2.3V
CP_VCL_CLP_OPTION_PRE[2:0]	VCL clamp level (V)																													
0h	-3.0V																													
1h	-2.9V																													
2h	-2.8V																													
3h	-2.7V																													
4h	-2.6V																													
5h	-2.5V																													
6h	-2.4V																													
7h	-2.3V																													
Restriction		None																												
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes										
Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																													
Sleep In	Yes																													
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>D7h</td></tr> <tr><td>S/W Reset</td><td>D7h</td></tr> <tr><td>H/W Reset</td><td>D7h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	D7h	S/W Reset	D7h	H/W Reset	D7h										
Status	Default Value																													
Power On Sequence	D7h																													
S/W Reset	D7h																													
H/W Reset	D7h																													

5.7.5. VCORE Setting (6Ch)

Command Page			Page 4																														
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																						
6Ch	1st	W/R	0	0	0	1				DI_VCORE_SEL[3:0]	15h																						
Description		DI_VCORE_SEL[3:0]: Set VCORE voltage adjustment.																															
		<table border="1"> <thead> <tr> <th>DI_VCORE_SEL[3:0]</th> <th>VCORE voltage (V)</th> </tr> </thead> <tbody> <tr><td>0h</td><td>1.25</td></tr> <tr><td>1h</td><td>1.30</td></tr> <tr><td>2h</td><td>1.35</td></tr> <tr><td>3h</td><td>1.40</td></tr> <tr><td>4h</td><td>1.45</td></tr> <tr><td>5h</td><td>1.50</td></tr> <tr><td>6h</td><td>1.55</td></tr> <tr><td>7h</td><td>1.60</td></tr> <tr><td>8h</td><td>1.65</td></tr> <tr><td>9h</td><td>1.70</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>										DI_VCORE_SEL[3:0]	VCORE voltage (V)	0h	1.25	1h	1.30	2h	1.35	3h	1.40	4h	1.45	5h	1.50	6h	1.55	7h	1.60	8h	1.65	9h	1.70
DI_VCORE_SEL[3:0]	VCORE voltage (V)																																
0h	1.25																																
1h	1.30																																
2h	1.35																																
3h	1.40																																
4h	1.45																																
5h	1.50																																
6h	1.55																																
7h	1.60																																
8h	1.65																																
9h	1.70																																
Others	Reserved																																
Restriction																																	
None																																	
Register Availability																																	
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																
Status	Availability																																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																
Normal Mode On, Idle Mode On, Sleep Out	Yes																																
Sleep In	Yes																																
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>15h</td></tr> <tr><td>S/W Reset</td><td>15h</td></tr> <tr><td>H/W Reset</td><td>15h</td></tr> </tbody> </table>										Status	Default Value	Power On Sequence	15h	S/W Reset	15h	H/W Reset	15h																
Status	Default Value																																
Power On Sequence	15h																																
S/W Reset	15h																																
H/W Reset	15h																																
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>15h</td></tr> <tr><td>S/W Reset</td><td>15h</td></tr> <tr><td>H/W Reset</td><td>15h</td></tr> </tbody> </table>										Status	Default Value	Power On Sequence	15h	S/W Reset	15h	H/W Reset	15h																
Status	Default Value																																
Power On Sequence	15h																																
S/W Reset	15h																																
H/W Reset	15h																																
Default																																	

5.7.6. Power Control 2 (6Eh)

Command Page			Page 4																																									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																	
6Eh	1st	W/R	0	DI_PWR_REG	REG1_VRH_CP[5:0]					6Ah																																		
DI_PWR_REG: Select the input power mode.																																												
<table border="1"> <thead> <tr> <th>DI_PWR_REG</th><th>BOOSTM2</th><th>BOOSTM1</th><th>BOOSTM0</th><th>Note</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>1</td><td>Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP)^{Note 1}</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td>1</td><td>Power Mode 4 External IOVCC, VCI, VSP and VSN</td></tr> <tr> <td>X</td><td>0</td><td>1</td><td>0</td><td>Power Mode 3 External IOVCC and VCI (ILI4003)</td></tr> <tr> <td colspan="3">prohibited</td><td></td><td>-</td></tr> </tbody> </table>													DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	Note	0	0	0	1	Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP) ^{Note 1}	1	0	0	1	Power Mode 4 External IOVCC, VCI, VSP and VSN	X	0	1	0	Power Mode 3 External IOVCC and VCI (ILI4003)	prohibited				-							
DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	Note																																								
0	0	0	1	Power Mode 2A External IOVCC, VSP and VSN (VCI=VSP) ^{Note 1}																																								
1	0	0	1	Power Mode 4 External IOVCC, VCI, VSP and VSN																																								
X	0	1	0	Power Mode 3 External IOVCC and VCI (ILI4003)																																								
prohibited				-																																								
<i>Note 1: VCI and VSP pads must be connected by external metal path.</i>																																												
REG1_VRH_CP[5:0]: Set VGH clamp level. (18mV/step)																																												
Description	<table border="1"> <thead> <tr> <th>REG1_VRH_CP[5:0]</th><th>VGH clamp level (V)</th></tr> </thead> <tbody> <tr><td>03h</td><td>7.98</td></tr> <tr><td>04h</td><td>8.16</td></tr> <tr><td>05h</td><td>8.34</td></tr> <tr><td>06h</td><td>8.52</td></tr> <tr><td>07h</td><td>8.7</td></tr> <tr><td>08h</td><td>8.88</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>29h</td><td>14.82</td></tr> <tr><td>2Ah</td><td>15</td></tr> <tr><td>2Bh</td><td>15.18</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>39h</td><td>17.7</td></tr> <tr><td>3Ah</td><td>17.88</td></tr> <tr><td>3Bh</td><td>18.06</td></tr> <tr><td>Other</td><td>Reserved</td></tr> </tbody> </table>												REG1_VRH_CP[5:0]	VGH clamp level (V)	03h	7.98	04h	8.16	05h	8.34	06h	8.52	07h	8.7	08h	8.88	:	:	29h	14.82	2Ah	15	2Bh	15.18	:	:	39h	17.7	3Ah	17.88	3Bh	18.06	Other	Reserved
REG1_VRH_CP[5:0]	VGH clamp level (V)																																											
03h	7.98																																											
04h	8.16																																											
05h	8.34																																											
06h	8.52																																											
07h	8.7																																											
08h	8.88																																											
:	:																																											
29h	14.82																																											
2Ah	15																																											
2Bh	15.18																																											
:	:																																											
39h	17.7																																											
3Ah	17.88																																											
3Bh	18.06																																											
Other	Reserved																																											
Restriction	None																																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																								
Status	Availability																																											
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																											
Normal Mode On, Idle Mode On, Sleep Out	Yes																																											
Sleep In	Yes																																											
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>6Ah</td></tr> <tr><td>S/W Reset</td><td>6Ah</td></tr> <tr><td>H/W Reset</td><td>6Ah</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	6Ah	S/W Reset	6Ah	H/W Reset	6Ah																								
Status	Default Value																																											
Power On Sequence	6Ah																																											
S/W Reset	6Ah																																											
H/W Reset	6Ah																																											

5.7.7. Power Control 3 (6Fh)

Command Page			Page 4																																													
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																					
6Fh	1st	W/R	VGLREG_EN_GO	DI_CP_VGH_BH[2:0]			DI_CP_VGL_BL[2:0]			DI_CP_VCL_REG_SEL	CL_REG_SEL	34h																																				
VGLREG_EN_GO: Enable/Disable VGL regulator circuit (VGLO1).																																																
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>VGLREG_EN_GO</th> <th>VGL regulator</th> </tr> <tr> <td>0</td> <td>Disable</td> </tr> <tr> <td>1</td> <td>Enable</td> </tr> </table>													VGLREG_EN_GO	VGL regulator	0	Disable	1	Enable																														
VGLREG_EN_GO	VGL regulator																																															
0	Disable																																															
1	Enable																																															
DI_CP_VGH_BH[2:0]: Set the factor used in the step-up circuits for VGH.																																																
Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.																																																
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>DI_CP_VGH_BH[2:0]</th> <th>VGH Output (power mode 3, 4)</th> <th>VGH Output (power mode 2)</th> <th>Flying Capacitor</th> </tr> <tr> <td>0h</td> <td>Reserved</td> <td>Reserved</td> <td>-</td> </tr> <tr> <td>1h</td> <td>2*VSP</td> <td>2*VSP</td> <td>C21P/N + C22P/N (option)</td> </tr> <tr> <td>2h</td> <td>2.5*VSP</td> <td>3*VSP</td> <td>C21P/N + C22P/N (option)</td> </tr> <tr> <td>3h</td> <td>3*VSP</td> <td>3*VSP</td> <td>C21P/N + C22P/N (option)</td> </tr> <tr> <td>4h</td> <td>3.5*VSP</td> <td>4*VSP</td> <td>C21P/N + C22P/N</td> </tr> <tr> <td>5h</td> <td>4*VSP</td> <td>4*VSP</td> <td>C21P/N + C22P/N</td> </tr> <tr> <td>6h</td> <td>4.5*VSP</td> <td>5*VSP</td> <td>C21P/N + C22P/N</td> </tr> <tr> <td>7h</td> <td>5*VSP</td> <td>5*VSP</td> <td>C21P/N + C22P/N</td> </tr> </table>												DI_CP_VGH_BH[2:0]	VGH Output (power mode 3, 4)	VGH Output (power mode 2)	Flying Capacitor	0h	Reserved	Reserved	-	1h	2*VSP	2*VSP	C21P/N + C22P/N (option)	2h	2.5*VSP	3*VSP	C21P/N + C22P/N (option)	3h	3*VSP	3*VSP	C21P/N + C22P/N (option)	4h	3.5*VSP	4*VSP	C21P/N + C22P/N	5h	4*VSP	4*VSP	C21P/N + C22P/N	6h	4.5*VSP	5*VSP	C21P/N + C22P/N	7h	5*VSP	5*VSP	C21P/N + C22P/N	
DI_CP_VGH_BH[2:0]	VGH Output (power mode 3, 4)	VGH Output (power mode 2)	Flying Capacitor																																													
0h	Reserved	Reserved	-																																													
1h	2*VSP	2*VSP	C21P/N + C22P/N (option)																																													
2h	2.5*VSP	3*VSP	C21P/N + C22P/N (option)																																													
3h	3*VSP	3*VSP	C21P/N + C22P/N (option)																																													
4h	3.5*VSP	4*VSP	C21P/N + C22P/N																																													
5h	4*VSP	4*VSP	C21P/N + C22P/N																																													
6h	4.5*VSP	5*VSP	C21P/N + C22P/N																																													
7h	5*VSP	5*VSP	C21P/N + C22P/N																																													
DI_CP_VGL_BL[2:0]: Set the factor used in the step-up circuits for VGL. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.																																																
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>DI_CP_VGL_BL[2:0]</th> <th>VGL Output (power mode 3, 4)</th> <th>VGL Output (power mode 2)</th> <th>Flying Capacitor</th> </tr> <tr> <td>0h</td> <td>-1.5*VSP</td> <td>-2*VSP</td> <td>C23P/N + C24P/N (option)</td> </tr> <tr> <td>1h</td> <td>-2*VSP</td> <td>-2*VSP</td> <td>C23P/N + C24P/N (option)</td> </tr> <tr> <td>2h</td> <td>-2.5*VSP</td> <td>-3*VSP</td> <td>C23P/N + C24P/N (option)</td> </tr> <tr> <td>3h</td> <td>-3*VSP</td> <td>-3*VSP</td> <td>C23P/N + C24P/N (option)</td> </tr> <tr> <td>4h</td> <td>-3.5*VSP</td> <td>-4*VSP</td> <td>C23P/N + C24P/N</td> </tr> <tr> <td>5h</td> <td>-4*VSP</td> <td>-4*VSP</td> <td>C23P/N + C24P/N</td> </tr> <tr> <td>6h</td> <td>-4.5*VSP</td> <td>-5*VSP</td> <td>C23P/N + C24P/N</td> </tr> <tr> <td>7h</td> <td>-5*VSP</td> <td>-5*VSP</td> <td>C23P/N + C24P/N</td> </tr> </table>													DI_CP_VGL_BL[2:0]	VGL Output (power mode 3, 4)	VGL Output (power mode 2)	Flying Capacitor	0h	-1.5*VSP	-2*VSP	C23P/N + C24P/N (option)	1h	-2*VSP	-2*VSP	C23P/N + C24P/N (option)	2h	-2.5*VSP	-3*VSP	C23P/N + C24P/N (option)	3h	-3*VSP	-3*VSP	C23P/N + C24P/N (option)	4h	-3.5*VSP	-4*VSP	C23P/N + C24P/N	5h	-4*VSP	-4*VSP	C23P/N + C24P/N	6h	-4.5*VSP	-5*VSP	C23P/N + C24P/N	7h	-5*VSP	-5*VSP	C23P/N + C24P/N
DI_CP_VGL_BL[2:0]	VGL Output (power mode 3, 4)	VGL Output (power mode 2)	Flying Capacitor																																													
0h	-1.5*VSP	-2*VSP	C23P/N + C24P/N (option)																																													
1h	-2*VSP	-2*VSP	C23P/N + C24P/N (option)																																													
2h	-2.5*VSP	-3*VSP	C23P/N + C24P/N (option)																																													
3h	-3*VSP	-3*VSP	C23P/N + C24P/N (option)																																													
4h	-3.5*VSP	-4*VSP	C23P/N + C24P/N																																													
5h	-4*VSP	-4*VSP	C23P/N + C24P/N																																													
6h	-4.5*VSP	-5*VSP	C23P/N + C24P/N																																													
7h	-5*VSP	-5*VSP	C23P/N + C24P/N																																													
DI_CP_VCL_REG_SEL: Set VCL power source.																																																
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>DI_CP_VCL_REG_SEL</th> <th>VCL power source</th> </tr> <tr> <td>0</td> <td>Charge-pumping circuit (Connect the C41P/C41N and C42P/C42N capacitor)</td> </tr> <tr> <td>1</td> <td>Regulator circuit (Disconnect the C41P/C41N and C42P/C42N capacitor)</td> </tr> </table>													DI_CP_VCL_REG_SEL	VCL power source	0	Charge-pumping circuit (Connect the C41P/C41N and C42P/C42N capacitor)	1	Regulator circuit (Disconnect the C41P/C41N and C42P/C42N capacitor)																														
DI_CP_VCL_REG_SEL	VCL power source																																															
0	Charge-pumping circuit (Connect the C41P/C41N and C42P/C42N capacitor)																																															
1	Regulator circuit (Disconnect the C41P/C41N and C42P/C42N capacitor)																																															
Restriction	None																																															
Register Availability	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Status</th> <th>Availability</th> </tr> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																																															
Sleep In	Yes																																															

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>34h</td></tr><tr><td>S/W Reset</td><td>34h</td></tr><tr><td>H/W Reset</td><td>34h</td></tr></tbody></table>	Status	Default Value	Power On Sequence	34h	S/W Reset	34h	H/W Reset	34h
Status	Default Value								
Power On Sequence	34h								
S/W Reset	34h								
H/W Reset	34h								

5.7.8. VCOM Control (8Bh)

Command Page			Page 4																						
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default														
8Bh	1st	W/R	1	1	1	0	DI_VCM_SEL0_EN	0	1	1	E3h														
Description		DI_VCM_SEL0_EN: Set the VCOM output mode. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>DI_VCM_SEL0_EN</th> <th>GS_PANEL^{Note}</th> <th>VCOM output mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Set VCOM level by VCM1[8:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>Set VCOM level by VCM2[8:0]</td> </tr> <tr> <td>1</td> <td>0</td> <td>VCOM = 0V</td> </tr> <tr> <td>1</td> <td>1</td> <td>VCOM = 0V</td> </tr> </tbody> </table> <p><i>Note: Please reference "5.4.2 Set Panel Operation Mode and Data Complement Setting (22h)"</i></p>									DI_VCM_SEL0_EN	GS_PANEL ^{Note}	VCOM output mode	0	0	Set VCOM level by VCM1[8:0]	0	1	Set VCOM level by VCM2[8:0]	1	0	VCOM = 0V	1	1	VCOM = 0V
DI_VCM_SEL0_EN	GS_PANEL ^{Note}	VCOM output mode																							
0	0	Set VCOM level by VCM1[8:0]																							
0	1	Set VCOM level by VCM2[8:0]																							
1	0	VCOM = 0V																							
1	1	VCOM = 0V																							
Restriction		None																							
Register Availability		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes					
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default		<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>E3h</td> </tr> <tr> <td>S/W Reset</td> <td>E3h</td> </tr> <tr> <td>H/W Reset</td> <td>E3h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	E3h	S/W Reset	E3h	H/W Reset	E3h					
Status	Default Value																								
Power On Sequence	E3h																								
S/W Reset	E3h																								
H/W Reset	E3h																								

5.7.9. Power Control 4 (8Ch~8Dh)

Command Page			Page 4																																																																																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																																
8Ch	1st	W/R	0	DI_VCOM_REG_VGLREG[6:0]										03h																																																																													
8Dh	1st	W/R	0	DI_VCOM_CP_VGLCLP[6:0]										14h																																																																													
Description		DI_VCOM_REG_VGLREG[6:0]: Set VGLO1 voltage adjustment. (0.18V/step) <table border="1"> <thead> <tr> <th>DI_VCOM_REG_VGLREG[6:0]</th> <th>VGLO1 voltage (V)</th> </tr> </thead> <tbody> <tr><td>03h</td><td>-6.99</td></tr> <tr><td>04h</td><td>-7.17</td></tr> <tr><td>05h</td><td>-7.35</td></tr> <tr><td>06h</td><td>-7.53</td></tr> <tr><td>07h</td><td>-7.71</td></tr> <tr><td>08h</td><td>-7.89</td></tr> <tr><td>09h</td><td>-8.07</td></tr> <tr><td>0Ah</td><td>-8.25</td></tr> <tr><td>0Bh</td><td>-8.43</td></tr> <tr><td>0Ch</td><td>-8.61</td></tr> <tr><td>0Dh</td><td>-8.79</td></tr> <tr><td>0Eh</td><td>-8.97</td></tr> <tr><td>0Fh</td><td>-9.15</td></tr> <tr><td>10h</td><td>-9.33</td></tr> <tr><td>11h</td><td>-9.51</td></tr> <tr><td>12h</td><td>-9.69</td></tr> <tr><td>13h</td><td>-9.87</td></tr> <tr><td>14h</td><td>-10.05</td></tr> <tr><td>15h</td><td>-10.23</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>3Fh</td><td>-17.79</td></tr> <tr><td>40h</td><td>-17.97</td></tr> <tr><td>41h</td><td>-18.15</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> DI_VCOM_CP_VGLCLP[6:0]: Set VGL clamp level. (18mV/step) <table border="1"> <thead> <tr> <th>DI_VCOM_CP_VGLCLP[6:0]</th> <th>VGL clamp level (V)</th> </tr> </thead> <tbody> <tr><td>03h</td><td>-6.99</td></tr> <tr><td>04h</td><td>-7.17</td></tr> <tr><td>05h</td><td>-7.35</td></tr> <tr><td>06h</td><td>-7.53</td></tr> <tr><td>07h</td><td>-7.71</td></tr> <tr><td>08h</td><td>-7.89</td></tr> <tr><td>09h</td><td>-8.07</td></tr> <tr><td>0Ah</td><td>-8.25</td></tr> <tr><td>0Bh</td><td>-8.43</td></tr> <tr><td>0Ch</td><td>-8.61</td></tr> <tr><td>0Dh</td><td>-8.79</td></tr> <tr><td>0Eh</td><td>-8.97</td></tr> <tr><td>0Fh</td><td>-9.15</td></tr> <tr><td>10h</td><td>-9.33</td></tr> <tr><td>11h</td><td>-9.51</td></tr> <tr><td>12h</td><td>-9.69</td></tr> <tr><td>13h</td><td>-9.87</td></tr> <tr><td>14h</td><td>-10.05</td></tr> </tbody> </table>		DI_VCOM_REG_VGLREG[6:0]	VGLO1 voltage (V)	03h	-6.99	04h	-7.17	05h	-7.35	06h	-7.53	07h	-7.71	08h	-7.89	09h	-8.07	0Ah	-8.25	0Bh	-8.43	0Ch	-8.61	0Dh	-8.79	0Eh	-8.97	0Fh	-9.15	10h	-9.33	11h	-9.51	12h	-9.69	13h	-9.87	14h	-10.05	15h	-10.23	:	:	3Fh	-17.79	40h	-17.97	41h	-18.15	Others	Reserved	DI_VCOM_CP_VGLCLP[6:0]	VGL clamp level (V)	03h	-6.99	04h	-7.17	05h	-7.35	06h	-7.53	07h	-7.71	08h	-7.89	09h	-8.07	0Ah	-8.25	0Bh	-8.43	0Ch	-8.61	0Dh	-8.79	0Eh	-8.97	0Fh	-9.15	10h	-9.33	11h	-9.51	12h	-9.69	13h	-9.87	14h	-10.05
DI_VCOM_REG_VGLREG[6:0]	VGLO1 voltage (V)																																																																																										
03h	-6.99																																																																																										
04h	-7.17																																																																																										
05h	-7.35																																																																																										
06h	-7.53																																																																																										
07h	-7.71																																																																																										
08h	-7.89																																																																																										
09h	-8.07																																																																																										
0Ah	-8.25																																																																																										
0Bh	-8.43																																																																																										
0Ch	-8.61																																																																																										
0Dh	-8.79																																																																																										
0Eh	-8.97																																																																																										
0Fh	-9.15																																																																																										
10h	-9.33																																																																																										
11h	-9.51																																																																																										
12h	-9.69																																																																																										
13h	-9.87																																																																																										
14h	-10.05																																																																																										
15h	-10.23																																																																																										
:	:																																																																																										
3Fh	-17.79																																																																																										
40h	-17.97																																																																																										
41h	-18.15																																																																																										
Others	Reserved																																																																																										
DI_VCOM_CP_VGLCLP[6:0]	VGL clamp level (V)																																																																																										
03h	-6.99																																																																																										
04h	-7.17																																																																																										
05h	-7.35																																																																																										
06h	-7.53																																																																																										
07h	-7.71																																																																																										
08h	-7.89																																																																																										
09h	-8.07																																																																																										
0Ah	-8.25																																																																																										
0Bh	-8.43																																																																																										
0Ch	-8.61																																																																																										
0Dh	-8.79																																																																																										
0Eh	-8.97																																																																																										
0Fh	-9.15																																																																																										
10h	-9.33																																																																																										
11h	-9.51																																																																																										
12h	-9.69																																																																																										
13h	-9.87																																																																																										
14h	-10.05																																																																																										

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

		15h	-10.23	
		:	:	
		3Fh	-17.79	
		40h	-17.97	
		41h	-18.15	
		Others	Reserved	
Restriction	None			
Register Availability		Status	Availability	
		Normal Mode On, Idle Mode Off, Sleep Out	Yes	
		Normal Mode On, Idle Mode On, Sleep Out	Yes	
		Sleep In	Yes	
Default		Status	Default Value	
		Power On Sequence	03h_14h	
		S/W Reset	03h_14h	
		H/W Reset	03h_14h	

5.7.10. Temperature Detecting Setting (BBh~CEh)

Command Page			Page 4																																																																																																																																																																																																					
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																																																																																																																																													
BBh	1st	W/R	EN_TEM P_PROC ESS	0	CP_VGH_TAP_C[5:0]										1Eh																																																																																																																																																																																									
BCh	1st	W/R	0	0	CP_VGH_TAP_L[5:0]										1Eh																																																																																																																																																																																									
BDh	1st	W/R	0	0	CP_VGH_TAP_M[5:0]										1Eh																																																																																																																																																																																									
BEh	1st	W/R	0	0	CP_VGH_TAP_H[5:0]										1Eh																																																																																																																																																																																									
BFh	1st	W/R	VCOM_C[7:0]										4Ch																																																																																																																																																																																											
C0h	1st	W/R	VCOM_L[7:0]										4Ch																																																																																																																																																																																											
C1h	1st	W/R	VCOM_M[7:0]										4Ch																																																																																																																																																																																											
C2h	1st	W/R	VCOM_H[7:0]										4Ch																																																																																																																																																																																											
C8h	1st	W/R	TS_TH0[7:0]										00h																																																																																																																																																																																											
C9h	1st	W/R	TS_TH1[7:0]										00h																																																																																																																																																																																											
CAh	1st	W/R	TS_TH2[7:0]										00h																																																																																																																																																																																											
CBh	1st	W/R	TS_TH3[7:0]										00h																																																																																																																																																																																											
CCh	1st	W/R	TS_TH0[9:8]		TS_TH1[9:8]		TS_TH2[9:8]		TS_TH3[9:8]		00h		00h																																																																																																																																																																																											
CDh	1st	W/R	TS_DEBT_OPT[3:0]					TS_HYST_OPT[3:0]					02h																																																																																																																																																																																											
CEh	1st	W/R	EN_TS	VCOM_C[8]	VCOM_L[8]	VCOM_M[8]	VCOM_H[8]	1	0	0	04h																																																																																																																																																																																													
Description			EN_TEMP_PROCESS / EN_TS: Enable/Disable Temperature Detecting function.																																																																																																																																																																																																					
			<table border="1"> <tr> <th>EN_TEMP_PROCESS</th> <th>EN_TS</th> <th>Function</th> </tr> <tr> <td>0</td> <td>0</td> <td>Disable</td> </tr> <tr> <td>1</td> <td>1</td> <td>Enable</td> </tr> <tr> <td colspan="2" rowspan="4">Other</td> <td>Reserved</td> </tr> </table>										EN_TEMP_PROCESS	EN_TS	Function	0	0	Disable	1	1	Enable	Other		Reserved																																																																																																																																																																																
EN_TEMP_PROCESS	EN_TS	Function																																																																																																																																																																																																						
0	0	Disable																																																																																																																																																																																																						
1	1	Enable																																																																																																																																																																																																						
Other		Reserved																																																																																																																																																																																																						
		CP_VGH_TAP_C[5:0]: Set VGH clamp level for Temp_Cold. (18mV/step)																																																																																																																																																																																																						
		CP_VGH_TAP_L[5:0]: Set VGH clamp level for Temp_Low. (18mV/step)																																																																																																																																																																																																						
		CP_VGH_TAP_M[5:0]: Set VGH clamp level for Temp_Middle. (18mV/step)																																																																																																																																																																																																						
Description			CP_VGH_TAP_H[5:0]: Set VGH clamp level for Temp_High. (18mV/step)																																																																																																																																																																																																					
			<table border="1"> <tr> <td>CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]</td> <td colspan="10">VGH clamp level (V)</td> </tr> <tr> <td>03h</td><td colspan="10">7.98</td> </tr> <tr> <td>04h</td><td colspan="10">8.16</td> </tr> <tr> <td>05h</td><td colspan="10">8.34</td> </tr> <tr> <td>06h</td><td colspan="10">8.52</td> </tr> <tr> <td>07h</td><td colspan="10">8.7</td> </tr> <tr> <td>08h</td><td colspan="10">8.88</td> </tr> <tr> <td>:</td><td colspan="10">:</td> </tr> <tr> <td>28h</td><td colspan="10">14.64</td> </tr> <tr> <td>29h</td><td colspan="10">14.82</td> </tr> <tr> <td>2Ah</td><td colspan="10">15</td> </tr> <tr> <td>2Bh</td><td colspan="10">15.18</td> </tr> <tr> <td>2Ch</td><td colspan="10">15.36</td> </tr> <tr> <td>:</td><td colspan="10">:</td> </tr> <tr> <td>37h</td><td colspan="10">17.34</td> </tr> <tr> <td>38h</td><td colspan="10">17.52</td> </tr> <tr> <td>39h</td><td colspan="10">17.7</td> </tr> </table>													CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]	VGH clamp level (V)										03h	7.98										04h	8.16										05h	8.34										06h	8.52										07h	8.7										08h	8.88										:	:										28h	14.64										29h	14.82										2Ah	15										2Bh	15.18										2Ch	15.36										:	:										37h	17.34										38h	17.52										39h	17.7							
CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]	VGH clamp level (V)																																																																																																																																																																																																							
03h	7.98																																																																																																																																																																																																							
04h	8.16																																																																																																																																																																																																							
05h	8.34																																																																																																																																																																																																							
06h	8.52																																																																																																																																																																																																							
07h	8.7																																																																																																																																																																																																							
08h	8.88																																																																																																																																																																																																							
:	:																																																																																																																																																																																																							
28h	14.64																																																																																																																																																																																																							
29h	14.82																																																																																																																																																																																																							
2Ah	15																																																																																																																																																																																																							
2Bh	15.18																																																																																																																																																																																																							
2Ch	15.36																																																																																																																																																																																																							
:	:																																																																																																																																																																																																							
37h	17.34																																																																																																																																																																																																							
38h	17.52																																																																																																																																																																																																							
39h	17.7																																																																																																																																																																																																							

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

			<table border="1"> <tr><td>3Ah</td><td>17.88</td></tr> <tr><td>3Bh</td><td>18.06</td></tr> <tr><td>Other</td><td>Reserved</td></tr> </table>	3Ah	17.88	3Bh	18.06	Other	Reserved																														
3Ah	17.88																																						
3Bh	18.06																																						
Other	Reserved																																						
		VCOM_C[8:0]: Set the VCOM level for Temp_Cold.																																					
		VCOM_L[8:0]: Set the VCOM level for Temp_Low.																																					
		VCOM_M[8:0]: Set the VCOM level for Temp_Middle.																																					
		VCOM_H[8:0]: Set the VCOM level for Temp_High.	<table border="1"> <thead> <tr> <th>VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]</th><th>VCOM voltage (V)</th></tr> </thead> <tbody> <tr><td>010h</td><td>-0.204</td></tr> <tr><td>011h</td><td>-0.216</td></tr> <tr><td>012h</td><td>-0.228</td></tr> <tr><td>013h</td><td>-0.24</td></tr> <tr><td>014h</td><td>-0.252</td></tr> <tr><td>015h</td><td>-0.264</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>07Ah</td><td>-1.476</td></tr> <tr><td>07Bh</td><td>-1.488</td></tr> <tr><td>07Ch</td><td>-1.5</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>149h</td><td>-3.96</td></tr> <tr><td>14Ah</td><td>-3.972</td></tr> <tr><td>14Bh</td><td>-3.984</td></tr> <tr><td>14Ch</td><td>-3.996</td></tr> <tr><td>14Dh</td><td>-4.008</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>	VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]	VCOM voltage (V)	010h	-0.204	011h	-0.216	012h	-0.228	013h	-0.24	014h	-0.252	015h	-0.264	:	:	07Ah	-1.476	07Bh	-1.488	07Ch	-1.5	:	:	149h	-3.96	14Ah	-3.972	14Bh	-3.984	14Ch	-3.996	14Dh	-4.008	Others	Reserved
VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]	VCOM voltage (V)																																						
010h	-0.204																																						
011h	-0.216																																						
012h	-0.228																																						
013h	-0.24																																						
014h	-0.252																																						
015h	-0.264																																						
:	:																																						
07Ah	-1.476																																						
07Bh	-1.488																																						
07Ch	-1.5																																						
:	:																																						
149h	-3.96																																						
14Ah	-3.972																																						
14Bh	-3.984																																						
14Ch	-3.996																																						
14Dh	-4.008																																						
Others	Reserved																																						
		TS_TH0[9:0]: Set the temperature detecting range threshold for Temp_Cold.																																					
		TS_TH1[9:0]: Set the temperature detecting range threshold for Temp_Low.																																					
		TS_TH2[9:0]: Set the temperature detecting range threshold for Temp_Middle.																																					
		TS_TH3[9:0]: Set the temperature detecting range threshold for Temp_High.																																					
		TS_DEBT_OPT[3:0]: Set the de-bounce of temperature detecting range.																																					
		TS_HYST_OPT[3:0]: Set the hysteresis of temperature detecting range.																																					
Restriction	None																																						
Register Availability		<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																													
Status	Availability																																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																																						
Sleep In	Yes																																						

		Status	Default Value
Default	Power On Sequence	1Eh_1Eh_1Eh_1Eh_4Ch_4Ch_4Ch_4Ch_00h_00h_00h_00h_00h_02h_04h	
	S/W Reset	1Eh_1Eh_1Eh_1Eh_4Ch_4Ch_4Ch_4Ch_00h_00h_00h_00h_00h_02h_04h	
	H/W Reset	1Eh_1Eh_1Eh_1Eh_4Ch_4Ch_4Ch_4Ch_00h_00h_00h_00h_00h_02h_04h	

5.7.11. OTP Control (D7h)

Command Page			Page 4																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default											
D7h	1st	W/R	0	0	0	OTP_PA TH	PROG_SEL[1:0]	0	0	0	1Ch											
Description		OTP_PATH: <table border="1"> <thead> <tr> <th>OTP_PATH</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Internal VGH Programming</td> </tr> <tr> <td>1</td> <td>External MTP_PWR Programming</td> </tr> </tbody> </table> PROG_SEL[1:0]: <table border="1"> <thead> <tr> <th>PROG_SEL[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0h</td> <td>Inhibited</td> </tr> <tr> <td>1h</td> <td>Internal Programming Setting (Best Setting)</td> </tr> <tr> <td>2h</td> <td>Inhibited</td> </tr> <tr> <td>3h</td> <td>Internal Programming Setting (Default)</td> </tr> </tbody> </table>		OTP_PATH	Description	0	Internal VGH Programming	1	External MTP_PWR Programming	PROG_SEL[1:0]	Description	0h	Inhibited	1h	Internal Programming Setting (Best Setting)	2h	Inhibited	3h	Internal Programming Setting (Default)			
OTP_PATH	Description																					
0	Internal VGH Programming																					
1	External MTP_PWR Programming																					
PROG_SEL[1:0]	Description																					
0h	Inhibited																					
1h	Internal Programming Setting (Best Setting)																					
2h	Inhibited																					
3h	Internal Programming Setting (Default)																					
										Restriction	None											
										Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>1Ch</td> </tr> <tr> <td>S/W Reset</td> <td>1Ch</td> </tr> <tr> <td>H/W Reset</td> <td>1Ch</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	1Ch	S/W Reset	1Ch	H/W Reset	1Ch		
Status	Default Value																					
Power On Sequence	1Ch																					
S/W Reset	1Ch																					
H/W Reset	1Ch																					

5.7.12. EXTC Command Set Enable Register (FFh)

Command Page			Page 4																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
FFh	1st	W	1	0	0	1	1	0	0	0	98h																											
	2nd	W	1	0	0	0	0	0	0	1	81h																											
	3rd	W	PAGE[7:0]								04h																											
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable "Page command set" available See section "5.1 Command Flow".</p>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																					
00h	Page 0																																					
01h	Page 1																																					
02h	Page 2																																					
03h	Page 3																																					
04h	Page 4																																					
05h	Page 5																																					
06h	Page 6																																					
07h	Page 7																																					
08h	Page 8																																					
09h	Page 9																																					
0Ah	Page 10																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>04h</td></tr> <tr><td>S/W Reset</td><td>04h</td></tr> <tr><td>H/W Reset</td><td>04h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	04h	S/W Reset	04h	H/W Reset	04h																				
Status	Default Value																																					
Power On Sequence	04h																																					
S/W Reset	04h																																					
H/W Reset	04h																																					

5.8. Page 5 Command Description

5.8.1. Fine Digital Gamma Control 1 (00h~7Fh)

Command Page			Page 5								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

Description	RDINx[7:0]: Digital Gamma Macro-adjustment registers for red gamma curve.										
	<pre> graph TD A[Setting Digital Gamma Control 1] --> B[Register Address: FFh 1st parameter: 98h 2nd parameter: 81h 3rd parameter: 05h] B --> C[Set register 00h=XXh XXh = Digital Gamma adjustment] C --> D[Case 1 (The first time to set Digital Gamma Control)] D --> E[Command Sequence (by order) Set register 01h = XXh Set register 02h = XXh Set register 7Dh = XXh Set register 7Eh = XXh XXh = Digital Gamma adjustment] E --> F[Case 2 Modify any one command (01h~7Eh) example: modify register 35h = yyh yyh = Digital Gamma adjustment (Other registers still keep original value)] F --> G[Set register 7Fh=XXh XXh = Digital Gamma adjustment] G --> H[Digital Gamma Control 1 Setting finished] </pre>										
Restriction	None										

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability									
Normal Mode On, Idle Mode Off, Sleep Out	Yes									
Normal Mode On, Idle Mode On, Sleep Out	Yes									
Sleep In	Yes									
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_00h_...00h_00h</td></tr> <tr> <td>S/W Reset</td><td>00h_00h_...00h_00h</td></tr> <tr> <td>H/W Reset</td><td>00h_00h_...00h_00h</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h_00h_...00h_00h	S/W Reset	00h_00h_...00h_00h	H/W Reset	00h_00h_...00h_00h
Status	Default Value									
Power On Sequence	00h_00h_...00h_00h									
S/W Reset	00h_00h_...00h_00h									
H/W Reset	00h_00h_...00h_00h									

5.8.2. Digital 3 Gamma Enable (80h)

Command Page			Page 5																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
80h	1st	W/R	0	0	0	0	0	0	0	EN_3G	00h								
Description		En_3G: 0 : digital 3 gamma disable 1 : digital 3 gamma enable																	
Restriction		None																	
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value (Before OTP program)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>										Status	Default Value (Before OTP program)	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value (Before OTP program)																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.8.3. EXTC Command Set Enable Register (FFh)

Command Page			Page 5																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]								05h																										
Description	PAGE[7:0]: Set the command page.																																				
	<table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable "Page command set" available																																					
See section "5.1 Command Flow".																																					
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>05h</td></tr> <tr><td>S/W Reset</td><td>05h</td></tr> <tr><td>H/W Reset</td><td>05h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	05h	S/W Reset	05h	H/W Reset	05h																		
Status	Default Value																																				
Power On Sequence	05h																																				
S/W Reset	05h																																				
H/W Reset	05h																																				

5.9. Page 6 Command Description

5.9.1. Fine Digital Gamma Control 2 (00h~7Fh)

Command Page			Page 6								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

Description	RDINx[7:0]: Digital Gamma Macro-adjustment registers for red gamma curve.											
Restriction	None											

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability		<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability										
Normal Mode On, Idle Mode Off, Sleep Out	Yes										
Normal Mode On, Idle Mode On, Sleep Out	Yes										
Sleep In	Yes										
Default		<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_00h_...00h_00h</td></tr> <tr> <td>S/W Reset</td><td>00h_00h_...00h_00h</td></tr> <tr> <td>H/W Reset</td><td>00h_00h_...00h_00h</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	00h_00h_...00h_00h	S/W Reset	00h_00h_...00h_00h	H/W Reset	00h_00h_...00h_00h
Status	Default Value										
Power On Sequence	00h_00h_...00h_00h										
S/W Reset	00h_00h_...00h_00h										
H/W Reset	00h_00h_...00h_00h										

5.9.2. EXTC Command Set Enable Register (FFh)

Command Page			Page 6																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
FFh	1st	W	1	0	0	1	1	0	0	0	98h																											
	2nd	W	1	0	0	0	0	0	0	1	81h																											
	3rd	W	PAGE[7:0]								06h																											
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable "Page command set" available See section "5.1 Command Flow".</p>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																					
00h	Page 0																																					
01h	Page 1																																					
02h	Page 2																																					
03h	Page 3																																					
04h	Page 4																																					
05h	Page 5																																					
06h	Page 6																																					
07h	Page 7																																					
08h	Page 8																																					
09h	Page 9																																					
0Ah	Page 10																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>06h</td></tr> <tr><td>S/W Reset</td><td>06h</td></tr> <tr><td>H/W Reset</td><td>06h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	06h	S/W Reset	06h	H/W Reset	06h																				
Status	Default Value																																					
Power On Sequence	06h																																					
S/W Reset	06h																																					
H/W Reset	06h																																					

5.10. Page 7 Command Description

5.10.1. Fine Digital Gamma Control 3 (00h~7Fh)

Command Page			Page 7								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

GDINx[7:0]: Digital Gamma Macro-adjustment registers for green gamma curve.

```

graph TD
    A[Setting Digital Gamma Control 1] --> B[Register Address 1st parameter Device code 1 2nd parameter Device code 2 3rd parameter Page_select]
    B --> C[Set register 00h=XXh XXh = Digital Gamma adjustment]
    C --> D[Case 1  
The first time to set Digital Gamma Control]
    D --> E[Command Sequence (by order)  
Set register 01h = XXh  
Set register 02h = XXh  
  
Set register 7Dh = XXh  
Set register 7Eh = XXh  
XXh = Digital Gamma adjustment]
    E --> F[Case 2  
Modify any one command (01h~7Eh)  
example: modify register 35h = yyh  
yyh = Digital Gamma adjustment  
(Other registers still keep original value)]
    F --> G[Set register 7Fh=XXh XXh = Digital Gamma adjustment]
    G --> H[Digital Gamma Control 1 Setting finished]
    
```

Description

Restriction	None
-------------	------

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out			
	Normal Mode On, Idle Mode On, Sleep Out			
	Sleep In	Yes		
Default	Status		Default Value	
	Power On Sequence			
	S/W Reset			
		H/W Reset	00h_00h_...00h_00h	

5.10.2. EXTC Command Set Enable Register (FFh)

Command Page			Page 7																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]								07h																										
Description	PAGE[7:0]: Set the command page.																																				
	<table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable "Page command set" available																																					
See section "5.1 Command Flow".																																					
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>07h</td></tr> <tr><td>S/W Reset</td><td>07h</td></tr> <tr><td>H/W Reset</td><td>07h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h																		
Status	Default Value																																				
Power On Sequence	07h																																				
S/W Reset	07h																																				
H/W Reset	07h																																				

5.11. Page 8 Command Description

5.11.1. Fine Digital Gamma Control 4 (00h~7Fh)

Command Page			Page 8								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

Description	GDINx[7:0]: Digital Gamma Macro-adjustment registers for green gamma curve. 										
	None										

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
Default	Status		Default Value
	Power On Sequence	00h_00h ... 00h_00h	
	S/W Reset	00h_00h ... 00h_00h	
	H/W Reset	00h_00h ... 00h_00h	

5.11.2. EXTC Command Set Enable Register (FFh)

Command Page			Page 8																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]								08h																										
Description	PAGE[7:0]: Set the command page.																																				
	<table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others
PAGE[7:0]	Command Page																																				
00h	Page 0																																				
01h	Page 1																																				
02h	Page 2																																				
03h	Page 3																																				
04h	Page 4																																				
05h	Page 5																																				
06h	Page 6																																				
07h	Page 7																																				
08h	Page 8																																				
09h	Page 9																																				
0Ah	Page 10																																				
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable "Page command set" available																																					
See section "5.1 Command Flow".																																					
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																	
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>08h</td></tr> <tr><td>S/W Reset</td><td>08h</td></tr> <tr><td>H/W Reset</td><td>08h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	08h	S/W Reset	08h	H/W Reset	08h																		
Status	Default Value																																				
Power On Sequence	08h																																				
S/W Reset	08h																																				
H/W Reset	08h																																				

5.12. Page 9 Command Description

5.12.1. Fine Digital Gamma Control 5 (00h~7Fh)

Command Page			Page 9								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

Description

BDINx[7:0]: Digital Gamma Macro-adjustment registers for blue gamma curve.

Restriction

None

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability	
	Normal Mode On, Idle Mode Off, Sleep Out			
	Normal Mode On, Idle Mode On, Sleep Out			
	Sleep In	Yes		
Default	Status		Default Value	
	Power On Sequence			
	S/W Reset			
		H/W Reset	00h_00h_...00h_00h	

5.12.2. EXTC Command Set Enable Register (FFh)

Command Page			Page 9																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
FFh	1st	W	1	0	0	1	1	0	0	0	98h																											
	2nd	W	1	0	0	0	0	0	0	1	81h																											
	3rd	W	PAGE[7:0]								09h																											
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable "Page command set" available See section "5.1 Command Flow".</p>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																					
00h	Page 0																																					
01h	Page 1																																					
02h	Page 2																																					
03h	Page 3																																					
04h	Page 4																																					
05h	Page 5																																					
06h	Page 6																																					
07h	Page 7																																					
08h	Page 8																																					
09h	Page 9																																					
0Ah	Page 10																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>09h</td></tr> <tr><td>S/W Reset</td><td>09h</td></tr> <tr><td>H/W Reset</td><td>09h</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	09h	S/W Reset	09h	H/W Reset	09h																				
Status	Default Value																																					
Power On Sequence	09h																																					
S/W Reset	09h																																					
H/W Reset	09h																																					

5.13. Page 10 Command Description

5.13.1. Fine Digital Gamma Control 6 (00h~7Fh)

Command Page			Page 10								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W									00h
01h	1st	W									00h
02h	1st	W									00h
03h	1st	W									00h
04h	1st	W									00h
05h	1st	W									00h
:	1st	W									00h
7Ah	1st	W									00h
7Bh	1st	W									00h
7Ch	1st	W									00h
7Dh	1st	W									00h
7Eh	1st	W									00h
7Fh	1st	W									00h

Description	BDINx[7:0]: Digital Gamma Macro-adjustment registers for blue gamma curve. 										
	None										

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Register Availability	Status		Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes	
	Normal Mode On, Idle Mode On, Sleep Out	Yes	
	Sleep In	Yes	
Default	Status		Default Value
	Power On Sequence	00h_00h ... 00h_00h	
	S/W Reset	00h_00h ... 00h_00h	
	H/W Reset	00h_00h ... 00h_00h	

5.13.2. EXTC Command Set Enable Register (FFh)


Command Page			Page 10																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
FFh	1st	W	1	0	0	1	1	0	0	0	98h																											
	2nd	W	1	0	0	0	0	0	0	1	81h																											
	3rd	W	PAGE[7:0]								0Ah																											
Description	PAGE[7:0]: Set the command page. <table border="1"> <thead> <tr> <th>PAGE[7:0]</th> <th>Command Page</th> </tr> </thead> <tbody> <tr><td>00h</td><td>Page 0</td></tr> <tr><td>01h</td><td>Page 1</td></tr> <tr><td>02h</td><td>Page 2</td></tr> <tr><td>03h</td><td>Page 3</td></tr> <tr><td>04h</td><td>Page 4</td></tr> <tr><td>05h</td><td>Page 5</td></tr> <tr><td>06h</td><td>Page 6</td></tr> <tr><td>07h</td><td>Page 7</td></tr> <tr><td>08h</td><td>Page 8</td></tr> <tr><td>09h</td><td>Page 9</td></tr> <tr><td>0Ah</td><td>Page 10</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table> <p>Set the register, 1st Parameter = 98h, 2nd Parameter = 81h, 3rd Parameter = Page value to enable “Page command set” available See section “5.1 Command Flow”.</p>												PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
PAGE[7:0]	Command Page																																					
00h	Page 0																																					
01h	Page 1																																					
02h	Page 2																																					
03h	Page 3																																					
04h	Page 4																																					
05h	Page 5																																					
06h	Page 6																																					
07h	Page 7																																					
08h	Page 8																																					
09h	Page 9																																					
0Ah	Page 10																																					
Others	Reserved																																					
Restriction	None																																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>0Ah</td></tr> <tr><td>S/W Reset</td><td>0Ah</td></tr> <tr><td>H/W Reset</td><td>0Ah</td></tr> </tbody> </table>											Status	Default Value	Power On Sequence	0Ah	S/W Reset	0Ah	H/W Reset	0Ah																				
Status	Default Value																																					
Power On Sequence	0Ah																																					
S/W Reset	0Ah																																					
H/W Reset	0Ah																																					

6. Source Driver

The source driver uses 2402 channels (S1~S2400 and SDUM[2:1] channels) for the Zig-zag function used for driving the source line of the TFT LCD panel. The source driver converts the digital data into the analog voltage and generates corresponding gray scale voltage output, enabling up to 16.7M colors to be displayed simultaneously. The output circuit of this source driver incorporates an operational amplifier, so that a positive and a negative voltage can be alternately outputted from each channel.


6.1. Zig-zag Inversion

Zig-zag Inversion is used to reduce the power consumption. The Zig-zag inversion decreases the switching frequency of the source related to the magnitude of power consumption. This method will have an addendum data line, SDUM.



6.2. Zig-zag Inversion Concept

The Zig-zag method uses the same polarity of data line of the column inversion to show the 1-dot inversion.



6.3. Zig-zag Inversion Source Output Method

The driving panel display method adds one sub-pixel at the Gate_Even to shift the data output.

(At the Gate_Even line, an additional data line is utilized.)

Red Pattern

	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Green Pattern

	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Blue Pattern


	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx


6.4. Zig-zag Inversion RED Data Display

The figure below illustrates the Zig-zag inversion panel driving method for Red data input.

When driving a Red pattern, the Red and Blue sub-pixels will light up line by line according to the data signal input.




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Red data input of the Gate_Odd and the Green data input of the Gate_Even.




6.5. Zig-zag Inversion GREEN Data Display

The figure below illustrates the Zig-zag inversion panel driving method for Green data input.

When driving a Green pattern, the Green and Red sub-pixels will light up line by line according to the data signal input.




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Green data input of the Gate_Odd and the Blue data input of the Gate_Even.




6.6. Zig-zag Inversion BLUE Data Display

The figure below illustrates the Zig-zag inversion panel driving method for Blue data input.

When driving a Blue pattern, the Blue and Green sub-pixels will light up line by line according to the data signal input.




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Blue data input of the Gate_Odd and the Red data input of the Gate_Even.




6.7. Different Zig-zag Type Panel


Zig-zag Type 1 (NLA[3:0] = 9h)




Zig-zag Type 2 (NLA[3:0] = Ah)



Zig-zag Type 3 (NLA[3:0] = Bh)



Zig-zag Type 4 (NLA[3:0] = Ch)



7. Enter/Exit Idle Mode Flow

7.1. Enter/Exit Idle Mode Flow

Input data format in Idle Mode shall use uncompressed 24 bit/pixel Writing and full-frame pixel data are carried in command mode using Memory Write Start and Memory Write Continue commands.

Following figure describes sequence to enter Idle Mode .




Figure 92: Enter Idle Mode Flow

Following figure describes sequence to exit Idle Mode and switch back to Video Mode operation.




Figure 93: Exit Idle Mode Flow

7.2. Enter/Exit Idle Mode sequence




Figure 94: Enter/Exit Idle Mode Sequence

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

8. BIST Mode Function

8.1. BIST Mode Pattern

Table 33: BIST Mode Pattern

FRM_PT[0]	FRM_PT[1]	FRM_PT[2]	FRM_PT[3]
White	Black	Red	Green
FRM_PT[4]	FRM_PT[5]	FRM_PT[6]	FRM_PT[7]
Blue	Gray128	Gray127	V-Color bar

9. Content Adaptive Brightness Control (CABC) Function

The CABC, a dynamic backlight control function, drastically reduces the power consumption of the luminance source. The ILI9881C will refer the gray scale content of the display image to output in PWM waveform then to the LED driver for backlight brightness control. The content of gray scale can be increased while simultaneously lowering the brightness of the backlight to achieve the same perceived brightness. The adjusted gray level scale and the power consumption reduction depend on the content of the image.




Figure 95: CABC Block Diagram

The ILI9881C can calculate the backlight brightness level and send a PWM_OUT pulse to the LED driver via LEDPWM pin for backlight brightness control purposes. The PWM frequency can be adjusted by PWM_DIV parameters, and the calculating equation is shown below:

$$f_{LEDPWM} = \frac{32 \text{ MHz}}{(\text{PWM_DIV}[7:0] + 1) \times \text{PWM_DUTY_PRECISION}}$$

Figure 96 is the basic timing diagram which is applied from the ILI9881C in order to control the LED driver.




Figure 96: PWM OUT On/Off Period

10. Color Enhancement Function

10.1. Saturation Enhancement

The ILI9881C provides the saturation enhancement to make the image content more vivid. The main concept in this feature is to enhance the color information on HSL domain, which includes the saturation information of each different color, show as Figure 97(a). The user can simply adjust the saturation enhancement level by setting command 55h. In this design, it also provides the saturation enhancement for each different color-axis, show as Figure 97(b).




Figure 97: Saturation Enhancement (a) HSL model, (b) the definition of 24 color-axis.

The user can define the saturation enhancement level for each color-axis through the command, such as red, yellow, green, cyan, blue, magenta (24 color-axis), the example of enhancement application shows in Figure 98




Figure 98: Saturation Enhancement (a) All color-axis with same level, (b) higher level in red-axis, (c) higher level in green-axis (d) higher level in blue-axis.

In Figure 99, there is an example for saturation enhancement. Different enhancement levels being applied in this example.



Figure 99: Saturation Enhancement Image (a) Original, (b) Low Level, (c) Medium Level, (d) High Level.

10.2. Contrast Enhancement

The contrast between the dark and light, indicate the clarity of the image content. In this design, it provides contrast enhancement to increase the difference between dark and light to achieve the high contrast image. The user can select the enhancement level by setting command, the example shows below.




Figure 100: Contrast Enhancement Image (a) Original, (b) After enhancement

10.3. Sharpness Enhancement

Sharpness enhancement is provided to enhance the image visibility. Unlike contrast enhancement, sharpness enhancement is to strengthen the object's edge to make the object more clearly. The user can select the enhancement level by setting command, the example shows below.



Figure 101: Sharpness Enhancement Image (a) Original, (b) After enhancement

10.4. Sunlight Readability

The sunlight readability is in order to achieve high visibility in daylight or other bright light condition. Figure 102 shows the main concept of the influence of ambient light to the LCD displayer and the solution in the high ambient light condition. In this design, it changes the image content to achieve the high visibility in the ambient light condition as shows in Figure 102(b).




Figure 102: Sunlight Readability Concept
(a) Backlight efficiency is consumed by ambient light,
(b)Enhance the image content to avoid the influence.

11. Sleep Out Command and Self-Diagnostic Functions

11.1. Register Loading Detection

Sleep Out command (See Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller works properly.

The display controller will compare factory values of the EEPROM and register values of the display controller (1st step: compare register and EEPROM values; 2nd step: load EEPROM value to the register). If those two values (EEPROM and register values) are the same, a bit is inverted (= increased by 1), which is defined in command Read Display Self-Diagnostic Result (0Fh) (= RDDSDR) (The used bit of this command is D7). If those values are not the same, this bit (D7) is not inverted (= not increased by 1). The flow chart for this internal function is as follows:




Figure 103: Register Loading Detection

Notes: If the EEPROM and loaded register values are not compared, then they can be changed by 00h to AFh and DAh to DDh commands.

11.2. Functionality Detection

The Sleep Out command (See Sleep Out (11h)) is a trigger for an internal function of the display module. It indicates if the display module is still running and meets functionality requirements. The internal function (the display controller) is compared to check if the display module still meets functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirements are met, a bit is inverted (= increased by 1), defined in the command Read Display Self-Diagnostic Result (0Fh) (RDDSDR) (The used bit of this command is D6). If functionality requirement is not the same, this bit (D6) is not inverted (= not increased by 1). The flow chart for this internal function is as follows:





Figure 104: Functionality Detection

Notes: When changing from the Sleep In mode to Sleep Out mode, 120msec are needed after the Sleep Out command before it is able to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there will be 5msec delay for the D6's value to be valid when the Sleep Out command is sent in the Sleep Out mode.

12. Power on/off Sequence

12.1. Power on/off sequence


12.1.1. Power Mode 2A



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	200	-	-	us
T_{VSP_RISE}	VSP Rise time	200	-	-	us
T_{VSN_FALL}	VSN Fall time	200	-	-	us
T_{PS_RES}	VDDI/VSP on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 105: Power on/off sequence with Power Mode 2A


12.1.2. Power Mode 3



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	200	-	-	us
T_{VCI_RISE}	VCI Rise time	200	-	-	us
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 106: Power on/off sequence with Power Mode 3

12.1.3. Power Mode 4



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	200	-	-	us
T_{VCI_RISE}	VCI Rise time	200	-	-	us
T_{VSP_RISE}	VSP Rise time	200	-	-	us
T_{VSN_FALL}	VSN Fall time	200	-	-	us
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 107: Power on/off sequence with Power Mode 4

12.2. Uncontrolled Power Off

The uncontrolled power off means a situation when a battery is removed without the controlled power off sequence. There will not be any damages for the display module, or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, the ILI9881C will force the display to become blank and will not have any abnormal visible effects within 1 second on the display and remains blank until the Power On Sequence powers it up.

13. Power Level Definition

13.1. Power Levels

4 level modes are defined in order from Maximum to Minimum Power consumption:

1. Normal Mode On (full display), Sleep Out, Idle Mode Off.

In this mode, the display is able to show a maximum of 16.7M colors.

2. Normal Mode On (full display), Sleep Out, Idle Mode On.

In this mode, the display is able to show a maximum of 2 colors.

3. Sleep In Mode.

In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped.

4. Power Off Mode.

In this mode, all input powers are removed.

Transition between modes 1-3 is controllable by MCU commands. Mode 4 is entered only when both Power supplies are removed.

13.2. Power Flow Chart




Figure 1085: Power Mode Flow Chart

Notes:

1. There is not any abnormal visual effect when one power mode changes to another power mode.
2. There is not any limitation, which is not specified by User, when one power mode changes to another power mode.

14. Characteristics of I/O

14.1. Output or Bi-directional (I/O) Pins

Table 34: Characteristics of Output or Bi-directional (I/O) Pins

Pin/Line	After Power ON	After Hardware Reset	After Software Reset
D0P	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
D0N	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
VS	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
HS	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
LEDPWM	Low	Low	Low
TE	Low	Low	Low

Note: There will be no output from D0P, D0N, VS, HS, LEDPWM and TE during Power ON/OFF sequence, hardware reset, and software reset.

14.2. Input Pins

Table 35: Input Pins

Pin/Line	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See chapter 12	Input valid	Input valid	Input valid	See chapter 12
IM[2:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
LANSEL	Input invalid	Input valid	Input valid	Input valid	Input invalid
RS[1:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
BOOSTM[2:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
CLKP	Input invalid	Input valid	Input valid	Input valid	Input invalid
CLKN	Input invalid	Input valid	Input valid	Input valid	Input invalid
D0P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D0N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D1P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D1N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D2P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D2N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D3P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D3N	Input invalid	Input valid	Input valid	Input valid	Input invalid

15. NV Memory Programming Flow

15.1. External MTP_PWR Programming Flow




Figure 109: External MTP_PWR Programming Flow

15.2. Internal VGH Programming Flow




Figure 110: Internal VGH Programming Flow

16. Gamma Correction




Figure 111: Gamma Architecture

17. Touch Synchronization Signal

The VS and HS pad of ILI9881C can output the synchronization signals to touch sensing signal for touch panel controller. To use these signals, touch panel controller can receive touch sensing signal while avoiding display changing noise.

These signals are consist of vertical synchronization signal: VSOUT and horizontal synchronization signal: HSOUT. The level of output voltage is IOVCC to GND. Each signal can adjust output timing for internal synchronization signal. The high level width of VSOUT is 1 line, and it is adjustable. VSOUT is outputted always, but HSOUT is outputted during displaying only.

(1) VSOUT output Timing

VSOUT output means internal VSYNC is starting point. VSOUT output timing can be adjusted by VSOD register. Unit is 1H.

(2) HSOUT output Timing

HSOUT output means internal source output timing is starting point. HSOUT output timing can be adjusted by HSOD register. And HSOUT high level width can be adjusted by HSOHW register.




Figure 112: Touch Synchronization Signal

18. Electrical Characteristics

18.1. Absolute Maximum Ratings (TBD)

The absolute maximum rating is listed in Table 36. When the ILI9881C is used out of the absolute maximum ratings, it may be permanently damaged. To use the ILI9881C within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9881C will malfunction and cause poor reliability.

Table 36: Absolute Maximum Ratings

Item	Symbol	Unit	Value
Analog Operating Voltage	VCI ~ GND	V	-0.3 ~ +6.5
Analog Operating Voltage	VCIREF ~ GND	V	-0.3 ~ +6.5
Digital Operating Voltage	VDDI ~ GND	V	-0.3 ~ +3.3
Digital Operating Voltage	VCC1 ~ GND	V	-0.3 ~ +3.3
Digital Operating Voltage	VCC2 ~ GND	V	-0.3 ~ +3.3
DSI Operating Voltage	VDDAM ~ GND	V	-0.3 ~ +3.3
OTP Supply Voltage	MTP_PWR ~ GND	V	-0.3 ~ +9.0
Supply Voltage	VSP ~ GND	V	-0.3 ~ +6.5
Supply Voltage	VSN ~ GND	V	0.3 ~ -6.5
Gate Driver High Voltage	VGH ~ GND	V	-0.3 ~ +18
Gate Driver Low Voltage	VGL ~ GND	V	0.3 ~ -18
Driver Supply Voltage	VCI - VCL	V	\leq 6.0V
Driver Supply Voltage	VGH - VGL	V	\leq 32.0V
Input Voltage	VIN	V	-0.3 ~ VDDI + 0.3
HS Input Voltage	VHSIN	V	-0.3 ~ + 1.65
Operating Temperature	Topr	°C	-30 ~ +70
Storage Temperature	Tstg	°C	-55 ~ +110

Note: Even if the absolute maximum rating of one of the above parameters is exceeded only for a short while, the quality of the product may be degraded. Therefore, be sure to use the product within the range of the absolute maximum ratings.

18.2. DC Characteristics for Panel Driving

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Power & Operation Voltage							
Analog operating voltage	VCI	-	2.5	2.8	6.0	V	
Analog operating voltage	VCIREF		2.5	2.8	6.0	V	
Digital operating voltage	VDDI	-	1.65	2.8	3.3	V	
Digital operating voltage	VCC1		1.75	2.8	6.0	V	
Digital operating voltage	VCC2		1.75	2.8	6.0	V	
DSI operating voltage	VDDAM	-	1.75	1.8	3.3	V	
OTP Supply voltage	MTP_PWR	-	-	8.5	-	V	
Analog operating voltage	VSP	-	4.5		6	V	
Analog operating voltage	VSN	-	-6		-4.5	V	
Logic High level input voltage	VIH	-	0.7*VDDI		VDDI	V	Note1
Logic Low level input voltage	VIL	-	-0.3		0.3*VDDI	V	Note1
Logic High level output voltage TE , LEDPWM	VOH	IOH = -1.0mA	0.8*VDDI		VDDI	V	Note1
Logic Low level output voltage TE , LEDPWM	VOL	IOL = +1.0mA	0		0.2*VDDI	V	Note1
Gate Driver High Voltage	VGH	-	8.0	-	18	V	
Gate Driver Low Voltage	VGL	-	-18.0	-	-7.0	V	
Driver Supply Voltage	-	VGH-VGL	15	-	32	V	
VCOM Operation							
DC VCOM Amplitude Voltage	VCOM	-	-4.0	-	0	V	Note3
Source Driver							
Source Output Range	VSOUT	-	0.5	-	VREG1OUT-0.5	V	Note4
Positive Gamma Reference Voltage	VREG1OUT	-	2.9	-	5.5	V	
Negative Gamma Reference Voltage	VREG2OUT	-	-5.5	-	-2.9	V	
Source Output Setting Time	Tr	Below with 99% precision	-	10 (TBD)	-	uS	Note3.4
Output Deviation Voltage (Source Output channel)	Vdev	Sout>=4.2V	-	-	20 (TBD)	mV	Note3
		Sout<=0.8V	-	-	15 (TBD)	mV	
Output Offset Voltage	VOFFSET	4.2V>Sout>0.8V	-	-	35 (TBD)	mV	Note3
Standby mode current consumption							
Sleep In mode	I(VDDI SLP IN)	Ta = 25 °C VCI=2.8V VDDI=1.8V	-	(TBD)	(TBD)	uA	
	I(VCI SLP IN)		-	(TBD)	(TBD)	uA	

Notes:

1. $T_a = -30$ to 70 °C (to 85 °C no damage), $VCI = 2.5V$ to $6.0V$, $VDDI = 1.65V$ to $3.3V$
2. Supply digital $VDDI$ voltage equal or less than analog VCI voltage.
3. Source channel loading = (TBD)
4. The maximum value is between with (TBD) and Gamma setting value

18.3. DSI DC Characteristics

The DSI uses different state codes which depend on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined in the following table.

State Code	Line DC Voltage Levels	
	CLOCK_P or DATA_P	CLOCK_N or DATA_N
HS-0	Low (HS)	High (HS)
HS-1	High (HS)	Low (HS)
LP-00	Low (LP)	Low (LP)
LP-01	Low (LP)	High (LP)
LP-10	High (LP)	Low (LP)
LP-11	High (LP)	High (LP)

Note: $T_a = -30^\circ C$ to $70^\circ C$ (to $+85^\circ C$ no damage)

18.3.1. DC Characteristics for Power Lines

Parameter	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Analog power supply voltage	VCI	Operating voltage	2.5	2.8	6.0	V
Digital power supply voltage	VDDI	Operating voltage	1.65	1.8	3.3	V
Analog power supply voltage noise	VVCI_NOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV
		Noise Range, 0 to 30kHz, Pulse Wave with Duty Cycle (50%/50%)	-	-	500	mV
Digital power supply voltage noise	VVDDI_NOISE	Noise Range, 0 to 100MHz, Sinusoidal Wave (peak-to-peak)	-	-	100	mV

Notes:

- $T_a = -30^\circ C$ to $70^\circ C$ (to $+85^\circ C$ no damage)
- These values are not symmetric amplitude, which center points are VDDI or VCI. See examples, when VVCI_NOISE and VVDDI_NOISE are maximums, as reference purposes below.




Figure 113: Noise on Power Supply Lines

18.3.2. DC Characteristics for DSI LP Mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined in the table below: DC Characteristics for the DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned in the condition column. Other logical levels in the table are for MCU interface.

Parameter	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Logic 1 input voltage	V_{IHLPCD}	LP-CD	450	-	1350	mV
Logic 0 input voltage	V_{ILLPCD}	LP-CD	0.0	-	200	mV
Logic 1 input voltage	V_{IHLPRX}	LP-RX (CLK, D0, D1, D2, D3)	880	-	1350	mV
Logic 0 input voltage	V_{ILLPRX}	LP-RX (CLK, D0, D1, D2, D3)	0.0	-	550	mV
Logic 0 input voltage	$V_{ILLPRXULP}$	LP-RX (CLK ULP mode)	0.0	-	300	mV
Logic 1 output voltage	V_{OHLPTX}	LP-TX (D0)	1.1	-	1.3	V
Logic 0 output voltage	V_{OLLPTX}	LP-TX (D0)	-50	-	50	mV
Logic 1 input current	I_{IH}	LP-CD, LP-RX	-	-	10	uA
Logic 0 input current	I_{IL}	LP-CD, LP-RX	-10	-	-	uA

Notes:

1. $T_a = -30^\circ C$ to $70^\circ C$ (to $+85^\circ C$ no damage)

2. DSI High Speed mode is off.

18.3.3. Spike/Glitch Rejection




Figure 114: Spike/Glitch Rejection

Notes:

1. A spike/glitch can be rejected when the Peak Interference Amplitude is 200mV (at maximum) and Interference Frequency is 450MHz (at the very least).
2. $n = 0$ and 1 .

Table 37: Spike/Glitch Rejection

Spike/Glitch Rejection – DSI					
Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N, DnP/N	SGD	Input pulse rejection for DSI	-	300	Vps

18.3.4. DC Characteristics for DSI HS mode

Parameter	Symbol	Condition	Specification			Unit
Input Common Mode Voltage for Clock	V_{CMCLK}	CLKP/N Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V_{CMDATA}	DnP/N Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	$V_{CMRCLKL450}$	CLKP/N Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	$V_{CMRDATAL450}$	DnP/N Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	$V_{CMRCLKM450}$	CLKP/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	$V_{CMRDATAM450}$	DnP/N Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	$V_{THLCLK-}$	CLKP/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	$V_{THLDATA-}$	DnP/N Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	$V_{THHCLK+}$	CLKP/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	$V_{THHDATA+}$	DnP/N Note 5	-	-	70	mV
Single-ended Input Low Voltage	V_{ILHS}	CLKP/N, DnP/N Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V_{IHHS}	CLKP/N, DnP/N Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R_{TERM}	CLKP/N, DnP/N Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	$V_{TERM-EN}$	CLKP/N, DnP/N Note 5	-	-	450	mV
Termination Capacitor	C_{TERM}	CLKP/N, DnP/N Note 5, Note 6	-	-	60	pF

Notes:

1. $T_a = -30^\circ C$ to $70^\circ C$ (to $+85^\circ C$ no damage), $VCI = 2.5V$ to $6.0V$, $VDDI = 1.65V$ to $3.3V$
2. Includes 50mV (-50mV to 50mV) ground difference
3. Without $VCMRCLKM450/VCMRDATAM450$
4. Without 50mV (-50mV to 50mV) ground difference
5. $n = 0$ and 1
6. For higher bit rates, a 14pF capacitor will be needed to meet the common-mode return loss specification.

The DSI receiver (HS mode) understands that there is logical 1 (= HS-1) when a differential voltage is more than VTHH (CLKP/DnP). The DSI receiver (HS mode) understands that there is logical 0 (= HS-0) when a differential voltage is more than VTHL (CLKN/DnN). There is undefined state if the differential voltage is less than VTHH (CLKP/DnP) and less than VTHL (CLKN/DnN). A reference figure is below.





Figure 115: Differential Inputs Logical 0 and 1, Threshold High/Low, Differential Voltage Range



Note: $n = 0, 1, 2 \text{ and } 3$

Figure 116: Common Mode Voltage on Clock and Data Channels

The termination resistor (RTERM) of the differential DSI receiver can be driven to two different states by the receiver:

- ❖ Low Power (LP) mode when the termination resistor is not connected between differential inputs (CLKP <=> CLKN or D0P <=> D0N or D1P <=> D2N or D2P <=> D3N or D1P <=> D3N)
- ❖ High Speed (HS) mode when the termination resistor is connected between differential inputs (CLKP <=> CLKN or D0P <=> D0N or D1P <=> D2N or D2P <=> D3N or D1P <=> D3N)

The termination switch (HS/LP), when the termination resistor is not connected, is illustrated below.




Figure 117: Differential Pair Termination Resistor on the Receiver Side

18.4. AC Characteristics

18.4.1. DSI Timing Characteristics

18.4.2. High Speed Mode – Clock Channel Timing




Figure 118: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	4	25	ns
CLKP/N	UI _{INSTA} , UI _{INSTB} (Note 1)	UI instantaneous Half	2 (Note 2)	12.5	ns

Notes:

1. UI = UI_{INSTA} = UI_{INSTB}
2. Define the minimum value of 24 UI per Pixel, see Table 39.

Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps

18.4.3. High Speed Mode – Data Clock Channel Timing




Figure 119: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DnP/N , n=0 and 1	t_{DS}	Data to Clock Setup time	0.15xUI	-
	t_{DH}	Clock to Data Hold Time	0.15xUI	-

18.4.4. High Speed Mode – Rising and Falling Timings




Figure 120: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	Specification		
			Min	Typ	Max
Differential Rise Time for Clock	t_{DRTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Rise Time for Data	$t_{DRTDATA}$	DnP/N $n=0$ and 1	150 ps	-	0.3UI (Note)
Differential Fall Time for Clock	t_{DFTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Fall Time for Data	$t_{DFTDATA}$	DnP/N $n=0$ and 1	150 ps	-	0.3UI (Note)

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

18.4.5. Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C) are illustrated for reference purposes below.




Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.




Figure 122: BTA from the Display Module to the MCU

Table 42: Low Power State Period Timings – A

Signal	Symbol	Description	Min	Max	Unit
D0P/N	T_{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)	50	75	ns
D0P/N	T_{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C) → MCU	50	75	ns
D0P/N	$T_{TA-SURED}$	Time-out before the Display Module (ILI9881C) starts driving	T_{LPXD}	$2xT_{LPXD}$	ns

Table 43: Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
D0P/N	$T_{TA-GETD}$	Time to drive LP-00 by Display Module (ILI9881C)	$5xT_{LPXD}$	ns
D0P/N	T_{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	$4xT_{LPXD}$	ns

18.4.6. Data Lanes from Low Power Mode to High Speed Mode




Figure 123: Data Lanes - Low Power Mode to High Speed Mode Timings

Table 44: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{LPX}	Length of any Low Power State Period	50	-	ns
DnP/N, n = 0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N, n = 0 and 1	T _{HS-TERM-EN}	Time to enable Data Lane Receiver line termination measured from when Dn crosses VILMAX	-	35+4xUI	ns

18.4.7. Data Lanes from High Speed Mode to Low Power Mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	-	ns

18.4.8. DSI Clock Burst – High Speed Mode to/from Low Power Mode





Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	$T_{CLK-POST}$	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	-	ns
CLKP/N	$T_{CLK-TRAIL}$	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
CLKP/N	$T_{HS-EXIT}$	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	$T_{CLK-PREPARE}$	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	$T_{CLK-TERM-EN}$	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	$T_{CLK-PREPARE} + T_{CLK-ZERO}$	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	$T_{CLK-PRE}$	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns

18.4.9. Timing for DSI video mode



Parameters	Symbols	Min.	Typ.	Max.	Units
Vertical sync. active	VSA	TBD	TBD	-	Line
Vertical Back Porch	VBP	TBD	TBD	-	Line
Vertical Front Porch	VFP	TBD	TBD	-	Line
Active lines per frame	VACT	-	1280	-	Line
Horizontal sync. active	HSA	TBD	TBD	-	Pixel
Horizontal Back Porch	HBP	TBD	TBD	-	Pixel
Horizontal Front Porch	HFP	TBD	TBD	-	Pixel
Active pixels per line	HACT	-	800	-	Pixel
Line time	<i>t_{line}</i>	TBD		-	bps/lane
Bit rate	BR _{bps}	200		Note 5	Line

1 UI=1/Bit rate

$$HAS(pixel) = (tHSA * \text{lane number}) / (\text{UI} * \text{pixel format})$$

$$HBP(pixel) = (tHBP * \text{lane number}) / (\text{UI} * \text{pixel format})$$

$$HFP(pixel) = (tHFP * \text{lane number}) / (\text{UI} * \text{pixel format})$$

$$\text{Frame Rate} = \frac{\text{BR}_{\text{bps}} \times \text{Lane}_{\text{num}}}{(\text{VACT} + \text{VSA} + \text{VBP} + \text{VFP}) \times (\text{HACT} + \text{HSA} + \text{HBP} + \text{HFP}) \times \text{Pixel Format}}$$

Example : BR_{bps} = 457Mbps/lane, 1UI=2.1883ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane_{num}=4(lane), Pixel Format=24(bit).

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Note:

1. Lane_{num}: Date lane of MIPI-DSI.
2. Pixel Format: Please reference to “4.1DSI System Interface”.
3. The formula exists slightly error because of the host-transmission way.
4. The best frame rate setting : 2 data lanes : 50~60 Hz / 3 data lanes : 50~70 Hz / 4 data lanes : 50~70 Hz.
5. Please reference to “Table 39: Limited Clock Channel Speed”

18.4.10. Reset Timing




Figure 126: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5) 120 (note 1,6,7)	mS

Notes:

1. The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

3. During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 127: Positive Noise Pulse during Reset Low




5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

19. Panel Application

19.1. Input Power Type

ILI9881C supports 3 kinds of input power type as shown below.

Table 49: Different Input Power Type

Setting	Input Power Type
Power Mode 2A BOOSTM[2:0] = 1h DI_PWR_REG = 0h	 <p>Diagram for Power Mode 2A:</p> <ul style="list-style-type: none"> VSP, VSN, and VDDI are connected to a central DC-to-DC converter block. The DC-to-DC converter outputs VCI, VSP, VSN, EXTP, and EXTN. VSP and VSN are also connected directly to ground.
Power Mode 3 BOOSTM[2:0] = 2h DI_PWR_REG = don't care	 <p>Diagram for Power Mode 3:</p> <ul style="list-style-type: none"> VCI and VDDI are connected to a central DC-to-DC converter block. The DC-to-DC converter outputs VCI, VSP, VSN, EXTP, and EXTN. VCI, VSP, VSN, EXTP, and EXTN are also connected directly to ground. The ILI4003 panel receives VCI, VSP, VSN, CTRL_A, and CTRL_B. The ILI4003 panel has internal capacitors labeled C1P, C1N, C2P, C2N, C3P, and C3N.
Power Mode 4 BOOSTM[2:0] = 1h DI_PWR_REG = 1h	 <p>Diagram for Power Mode 4:</p> <ul style="list-style-type: none"> VSP, VSN, VDDI, and VCI are connected to a central DC-to-DC converter block. The DC-to-DC converter outputs VCI, VSP, VSN, EXTP, and EXTN. VSP and VSN are also connected directly to ground.

19.2. Power Mode 2A (BOOSTM[2:0] = 1h, DI_PWR_REG = 0h)

19.2.1. Power Structure




Figure 128: Power Structure of Power Mode 2A

Notes:

1. Please refer to "5.7.7 Power Control 3 (6Fh)".
2. The VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

19.2.2. Reference Circuit




Figure 129: Reference Circuit of Power Mode 2A

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

19.2.3. External Component

Table 50: External Component table of Power Mode 2A

No.	Pad Name	Typical Value	Note
1	VDDI	1.0uF / 4V	I/O and Digital Power
2	VSP	2.2~4.7uF / 10V	Analog Power
3	VSN	2.2~4.7uF / 10V	Analog Power
4	LVDSVDD	1.0uF / 4V	
5	VCORE	2.2uF / 4V	
6	VREF	1.0uF / 4V	Optional
7	VCL	1.0uF / 6.3V	
8	REG1OUT	1.0uF / 6.3V	Optional
9	REG2OUT	1.0uF / 6.3V	Optional
10	VCOM	2.2uF / 4V	
11	VGH	1.0uF / 25V	
12	VGL	1.0uF / 25V	
13	VGLO1	1.0uF / 25V	Optional (if not used)
14	C21P/C21N	1.0uF / 25V	
15	C22P/C22N	1.0uF / 25V	Optional
16	C23P/C23N	1.0uF / 25V	
17	C24P/C24N	1.0uF / 25V	Optional
18	C41P/C41N	1.0uF / 6.3V	Optional
19	C42P/C42N	1.0uF / 6.3V	Optional
20	D1	Schottky Diode VF ≤ 0.4V/20mA at 25°C, VR ≥ 30V	

19.3. Power Mode 3 (BOOSTM[2:0] = 2h, DI_PWR_REG = don't care)

19.3.1. Power Structure




Figure 130: Power Structure of Power Mode 3

Notes:

1. Please refer to "5.7.7 Power Control 3 (6Fh)".
2. The VSP, VSN, VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

19.3.2. Reference Circuit




Figure 131: Reference Circuit of Power Mode 3

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

19.3.3. External Component

Table 51: External Component table of Power Mode 3

No.	Pad Name	Typical Value	Note
1	VCI	1.0uF / 6.3V	Analog Power
2	VDDI	1.0uF / 4V	I/O and Digital Power
3	VSP	2.2~4.7uF / 6.3V	
4	VSN	2.2~4.7uF / 6.3V	
5	LVDSVDD	1.0uF / 4V	
6	VCORE	2.2uF / 4V	
7	VREF	1.0uF / 4V	Optional
8	VCL	1.0uF / 6.3V	
9	REG1OUT	1.0uF / 6.3V	Optional
10	REG2OUT	1.0uF / 6.3V	Optional
11	VCOM	2.2uF / 4V	
12	VGH	1.0uF / 25V	
13	VGL	1.0uF / 25V	
14	VGLO1	1.0uF / 25V	Optional (if not used)
15	C21P/C21N	1.0uF / 25V	
16	C22P/C22N	1.0uF / 25V	Optional
17	C23P/C23N	1.0uF / 25V	
18	C24P/C24N	1.0uF / 25V	Optional
19	C41P/C41N	1.0uF / 6.3V	Optional
20	C42P/C42N	1.0uF / 6.3V	Optional
21	Q1		ILI4003
22	C1P/C1N	2.2uF / 6.3V	
23	C2P/C2N	2.2uF / 6.3V	
24	C3P/C3N	2.2uF / 6.3V	
25	D1	Schottky Diode VF ≤ 0.4V/20mA at 25°C , VR ≥ 30V	

19.4. Power Mode 4 (BOOSTM[2:0] = 1h, DI_PWR_REG = 1h)

19.4.1. Power Structure




Figure 132: Power Structure of Power Mode 4

Notes:

1. Please refer to "5.7.7 Power Control 3 (6Fh)".
2. The VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

19.4.2. Reference Circuit




Figure 133: Reference Circuit of Power Mode 4

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

19.4.3. External Component

Table 52: External Component table of Power Mode 4

No.	Pad Name	Typical Value	Note
1	VDDI	1.0uF / 4V	I/O and Digital Power
2	VCI	1.0uF / 6.3V	Analog Power
3	VSP	2.2~4.7uF / 10V	Analog Power
4	VSN	2.2~4.7uF / 10V	Analog Power
5	LVDSVDD	1.0uF / 4V	
6	VCORE	2.2uF / 4V	
7	VREF	1.0uF / 4V	Optional
8	VCL	1.0uF / 6.3V	
9	REG1OUT	1.0uF / 6.3V	Optional
10	REG2OUT	1.0uF / 6.3V	Optional
11	VCOM	2.2uF / 4V	
12	VGH	1.0uF / 25V	
13	VGL	1.0uF / 25V	
14	VGLO1	1.0uF / 25V	Optional (if not used)
15	C21P/C21N	1.0uF / 25V	
16	C22P/C22N	1.0uF / 25V	Optional
17	C23P/C23N	1.0uF / 25V	
18	C24P/C24N	1.0uF / 25V	Optional
19	C41P/C41N	1.0uF / 6.3V	Optional
20	C42P/C42N	1.0uF / 6.3V	Optional
21	D1	Schottky Diode VF ≤ 0.4V/20mA at 25°C, VR ≥ 30V	

19.5. Maximum Layout Resistance (TBD)

Table 53: Maximum Layout Resistance

Pad Name	Type	Maximum series resistance	Unit
VCI	Power Supply	5	Ω
VCIREF	Power Supply	10	Ω
VDDI	Power Supply	5	Ω
VCC1	Power Supply	5	Ω
VCC2	Power Supply	5	Ω
VDDAM	Power Supply	5	Ω
VSP	Power Supply	5	Ω
VSN	Power Supply	5	Ω
VSSA	Ground	5	Ω
VSSREF	Ground	10	Ω
LVDSVSS	Ground	50	Ω
VSS	Ground	5	Ω
MTP_PWR	Power Supply	5	Ω
VREG1OUT	Analog	20	Ω
VERG2OUT	Analog	20	Ω
VCL	Analog	5	Ω
VGH	Analog	10	Ω
VGL	Analog	10	Ω
VGLO1	Analog	10	Ω
EXTP	Output	10	Ω
EXTN	Output	10	Ω
LVDSVDD	Analog	5	Ω
VREF	Analog	20	Ω
VCORE	Analog	5	Ω
C21P, C21N, C22P, C22N C23P, C23N, C24P, C24N C41P, C41N, C42P, C42N C51P, C51N, C52P, C52N	Step-up Capacitor	5	Ω
IM[2:0], RS[1:0] LANSEL, BOOSTM[2:0]	Input	100	Ω
RESX	Input	100	Ω
TE, TE1, LEDPWM	Output	50	Ω
CLKP, CLKN D1P, D1N D2P, D2N D3P, D3N	Input	5	Ω
D0P, D0N	Input + Output	5	Ω
CSX, DCX, SCL, SDI	Input	100	Ω
SDO	Output	100	Ω
GOUT_L[22:1] GOUT_R[22:1]	Output	10	Ω
VCOM	Analog	5	Ω
VTESTOUTP	Analog	100	Ω
VTESTOUTN	Analog	100	Ω
TOUT[3:0]	Input + Output	100	Ω
TEST[3:0]	Input + Output	100	Ω
VS, HS	Input + Output	100	Ω
PCLK	Input	100	Ω
D[7:0]	Input + Output	50	Ω

20. Liquid Crystal Power Supply Specifications

Table 54: Liquid Crystal Power Supply Specifications

Item	Description	
TFT Source Driver	2404 pins , 800(RGB)	
TFT Gate Driver Control Signal	44 pins	
TFT Display's Capacitor Structure	Cst structure only (Cs on Common)	
Liquid Crystal Drive Output	S1 ~ 2400, SDUM[3:0]	V0 ~ V255 grayscales
	GOUT_L/R[22:1]	VGH – VGL
	VCOM	-4.2 ~ -0.2V; 0V
Input Power Voltage	VCI	2.50 ~ 6.0V
	VCIREF	2.50 ~ 6.0V
	VDDI	1.65 ~ 3.3V
	VCC1	1.75 ~ 6.0V
	VCC2	1.75 ~ 6.0V
	VDDAM	1.75 ~ 3.3V
	VSP	4.5 ~ 6V
	VSN	-6 ~ -4.5V
Liquid Crystal Drive Voltages	VGH	8.0V ~ 18.0V
	VGL	-18.0V ~ -7.0V
	VCL	-3.0V ~ -2.3V
	VGH – VGL	Max. 32.0V
Internal Step-up Circuits	VGH	2xVSP or 2.5xVSP or 3*xVSP or 3.5*xVSP or 4*xVSP or 4.5*xVSP or 5*xVSP
	VGL	-1.5xVSP or -2xVSP or -2.5xVSP or -3xVSP or -3.5xVSP or -4xVSP or -4.5xVSP or -5xVSP

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

21. Revision History

Version No.	Date	Page	Description
V090	2014/07/17	All	New created
V091	2014/10/01	29	Modify the dummy pad
		49	Modify the description of ULPS
		141	Modify the restriction of command Page0_2Ch
		149	Modify the restriction of command Page0_3Ch
		151	Modify the description of command Page0_45h
		199	Modify the pumping cycle description of commands Page1_41h~43h
		213	Add the command Page1_F0h~F1h
		226	Modify the command address of DSI Lanes Control
		231	Modify the description of command Page4_6Ch
		281	Modify the power on/off sequence
		305	Modify the timing for DSI video mode
		311	Modify the external component table of power mode 2A
		314	Modify the external component table of power mode 3
		317	Modify the external component table of power mode 4
V092	2014/10/16	118	Add the page 2 command set
		119	Add the page 3 command set
		120	Add the page 4 command set
		121	Add the page 5 command set
		121	Add the page 6 command set
		122	Add the page 7 command set
		122	Add the page 8 command set
		123	Add the page 9 command set
		123	Add the page 10 command set
		271	Add the enter/exit idle mode sequence
		272	Add the bist mode function
		288	Add the internal vgh programming flow